Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory using select transistors coupled to sub-bitlines from different blocks










Image Number 18 for United States Patent #5852570.

The semiconductor memory device of the invention includes: a semiconductor substrate; a first block; a second block adjacent to the first block; a main bitline; a first auxiliary conductive region; a first select transistor; and a first select line. The first block includes a first memory transistor having a first electrode, a second electrode and a gate electrode; a first sub-bitline including a part functioning as the first electrode of the first memory transistor; a second sub-bitline including a part functioning as the second electrode of the first memory transistor; and a first word line including a part functioning as the gate electrode of the first memory transistor, while the second block includes: a second memory transistor having a third electrode, a fourth electrode and a gate electrode; a third sub-bitline including a part functioning as the third electrode of the second memory transistor; a fourth sub-bitline including a part functioning as the fourth electrode of the second memory transistor; and a second word line including a part functioning as the gate electrode of the second memory transistor.








 
 
  Recently Added Patents
Image forming apparatus and method of translating virtual memory address into physical memory address
Mobile target system
Power supply system for a data storage system and a method of controlling a power supply
Nucleic acid sequences encoding secE/sec61-gamma subunits of protein translocation complexes
Secure soft SIM credential transfer
Bad column management with bit information in non-volatile memory systems
Phosphor, light emitting apparatus, and liquid crystal display apparatus using the same
  Randomly Featured Patents
Method for printing with digital printing press having automated media transport
Mobile phone
Loading device for exercise machines
Regeneration of metal halide catalysts via halogenation
Method and apparatus for performing transactions in a stateless web environment which supports a declarative paradigm
Discharge valve assembly for multiple-stage dust collector
Omidirectional and directional antenna assembly
Handling of data transfer in a LAN-free environment
Combined earring and jewelry holder
Apparatus and method for tuning guitars