Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory using select transistors coupled to sub-bitlines from different blocks










Image Number 18 for United States Patent #5852570.

The semiconductor memory device of the invention includes: a semiconductor substrate; a first block; a second block adjacent to the first block; a main bitline; a first auxiliary conductive region; a first select transistor; and a first select line. The first block includes a first memory transistor having a first electrode, a second electrode and a gate electrode; a first sub-bitline including a part functioning as the first electrode of the first memory transistor; a second sub-bitline including a part functioning as the second electrode of the first memory transistor; and a first word line including a part functioning as the gate electrode of the first memory transistor, while the second block includes: a second memory transistor having a third electrode, a fourth electrode and a gate electrode; a third sub-bitline including a part functioning as the third electrode of the second memory transistor; a fourth sub-bitline including a part functioning as the fourth electrode of the second memory transistor; and a second word line including a part functioning as the gate electrode of the second memory transistor.








 
 
  Recently Added Patents
Fingerprinting apparatus, system, and method
Wavelength and power scalable waveguiding-based infrared laser system
Method and structure for forming ETSOI capacitors, diodes, resistors and back gate contacts
DMAPN having a low DGN content and a process for preparing DMAPA having a low DGN content
Systems and methods for dynamically modifying subcriber service profile stored in home location register while roaming in wireless telecommunication networks
Data center with free-space optical communications
Video surveillance system employing video primitives
  Randomly Featured Patents
Multi-component apparatus with improved servicing characteristic
Electromagnetically coupled printed-circuit antennas having patches or slots capacitively coupled to feedlines
Method and apparatus for implementing chip-to-chip interconnect bus initialization
Safety valve
Mailbox with a hurricane lamp
Flash memory architecture with separate storage of overhead and user data
Battery pack charging device
Tubular reaction furnace for indirect heating of crackable fluids
Flavor cigarettes
Television horizontal oscillator frequency control arrangement for use with tape recorder