Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory using select transistors coupled to sub-bitlines from different blocks










Image Number 18 for United States Patent #5852570.

The semiconductor memory device of the invention includes: a semiconductor substrate; a first block; a second block adjacent to the first block; a main bitline; a first auxiliary conductive region; a first select transistor; and a first select line. The first block includes a first memory transistor having a first electrode, a second electrode and a gate electrode; a first sub-bitline including a part functioning as the first electrode of the first memory transistor; a second sub-bitline including a part functioning as the second electrode of the first memory transistor; and a first word line including a part functioning as the gate electrode of the first memory transistor, while the second block includes: a second memory transistor having a third electrode, a fourth electrode and a gate electrode; a third sub-bitline including a part functioning as the third electrode of the second memory transistor; a fourth sub-bitline including a part functioning as the fourth electrode of the second memory transistor; and a second word line including a part functioning as the gate electrode of the second memory transistor.








 
 
  Recently Added Patents
Femtocell one-to-many packet delivery
Identification of websites that break out of frames
Dynamic data caches, decoders and decoding methods
Check weigher comprising of a rotating weighing chute with an accumulating and a discharge position that calculates flow rate by measuring weight accumulated during a predetermined time interv
Medicament container
Using rule induction to identify emerging trends in unstructured text streams
High-frequency-link power-conversion system having direct double-frequency ripple current control and method of use
  Randomly Featured Patents
Clasp for a watch or article of jewelry
Ergonomic arm sling
Bus master transactions on a low pin count bus
SEMICONDUCTOR MEMORY DEVICE WHICH CAN BE SIMULTANEOUSLY TESTED EVEN WHEN THE NUMBER OF SEMICONDUCTOR MEMORY DEVICES IS LARGE AND SEMICONDUCTOR WAFER ON WHICH THE SEMICONDUCTOR MEMORY DEVICES A
Composition for treating a patient susceptible to or suffering from a cardiovascular disorder or disease
Rapidly tunable frequency synthesizer with oscillator frequency presetting means
Cable tie having a strengthened neck area
Compact back projection device having either a diffractive optical component or two optical mixing components
Cylinder injection type fuel injection valve
Arrangement for loading a cargo compartment, in particular that of an aircraft, with piece goods