Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory using select transistors coupled to sub-bitlines from different blocks










Image Number 18 for United States Patent #5852570.

The semiconductor memory device of the invention includes: a semiconductor substrate; a first block; a second block adjacent to the first block; a main bitline; a first auxiliary conductive region; a first select transistor; and a first select line. The first block includes a first memory transistor having a first electrode, a second electrode and a gate electrode; a first sub-bitline including a part functioning as the first electrode of the first memory transistor; a second sub-bitline including a part functioning as the second electrode of the first memory transistor; and a first word line including a part functioning as the gate electrode of the first memory transistor, while the second block includes: a second memory transistor having a third electrode, a fourth electrode and a gate electrode; a third sub-bitline including a part functioning as the third electrode of the second memory transistor; a fourth sub-bitline including a part functioning as the fourth electrode of the second memory transistor; and a second word line including a part functioning as the gate electrode of the second memory transistor.








 
 
  Recently Added Patents
5-HT.sub.3 receptor modulators, methods of making, and use thereof
Enzymatic demethylation of flavonoids
Spoofing detection for civilian GNSS signals
Shoe bag
Direct chemical vapor deposition of graphene on dielectric surfaces
High damage threshold frequency conversion system
Encoding and/or decoding memory devices and methods thereof
  Randomly Featured Patents
Method and system for multi-carrier package tracking
Two-blank disposable container for microwave food cooking
Extendible shaft assembly for portable tools
Reclosable mechanical fastener based on a composite article
Nonvolatile flash memory and method of operating the same
Illuminated weather vane
Circuit for enhancing chrominance transitions in real-time video reception
Method for operating a gas and steam turbine plant and a plant for performing the method
Pressure sensor grid
Securely erasing flash-based memory