Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory using select transistors coupled to sub-bitlines from different blocks










Image Number 11 for United States Patent #5852570.

The semiconductor memory device of the invention includes: a semiconductor substrate; a first block; a second block adjacent to the first block; a main bitline; a first auxiliary conductive region; a first select transistor; and a first select line. The first block includes a first memory transistor having a first electrode, a second electrode and a gate electrode; a first sub-bitline including a part functioning as the first electrode of the first memory transistor; a second sub-bitline including a part functioning as the second electrode of the first memory transistor; and a first word line including a part functioning as the gate electrode of the first memory transistor, while the second block includes: a second memory transistor having a third electrode, a fourth electrode and a gate electrode; a third sub-bitline including a part functioning as the third electrode of the second memory transistor; a fourth sub-bitline including a part functioning as the fourth electrode of the second memory transistor; and a second word line including a part functioning as the gate electrode of the second memory transistor.








 
 
  Recently Added Patents
Bezel-less electronic display
Nanogap device for field enhancement and a system for nanoparticle detection using the same
Perspective runway system
Automated tuning in a virtual machine computing environment
Compositions and methods for inhibition of MMP13:MMP-substrate interactions
Wideband multi-channel receiver with fixed-frequency notch filter for interference rejection
Automated solar collector installation design including ability to define heterogeneous design preferences
  Randomly Featured Patents
Software based driving directions
Ceiling tile covering system
Power-enabled connector assembly and method of manufacturing
Expandable intervertebral spacers
Grasping gaff
Method for the growing of heteroepitaxial layers within a confinement space
Illuminated gas tank or shell
Method of forming silicone film
Method and device for measuring the compensation tuning and detuning of an electrical distribution network
Solid surface sheet materials containing synthetic mica