Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory using select transistors coupled to sub-bitlines from different blocks










Image Number 11 for United States Patent #5852570.

The semiconductor memory device of the invention includes: a semiconductor substrate; a first block; a second block adjacent to the first block; a main bitline; a first auxiliary conductive region; a first select transistor; and a first select line. The first block includes a first memory transistor having a first electrode, a second electrode and a gate electrode; a first sub-bitline including a part functioning as the first electrode of the first memory transistor; a second sub-bitline including a part functioning as the second electrode of the first memory transistor; and a first word line including a part functioning as the gate electrode of the first memory transistor, while the second block includes: a second memory transistor having a third electrode, a fourth electrode and a gate electrode; a third sub-bitline including a part functioning as the third electrode of the second memory transistor; a fourth sub-bitline including a part functioning as the fourth electrode of the second memory transistor; and a second word line including a part functioning as the gate electrode of the second memory transistor.








 
 
  Recently Added Patents
Image signal processing apparatus and image signal processing method
Method and apparatus to select a profile of a digital communication line
Toy vehicle housing
Linear jet ionizer
Method and apparatus for optimizing transmission diversity
Multilevel directory assistance apparatus and method
Combination for composite layered chip package
  Randomly Featured Patents
Cable and wire cutters
Acceleration of nucleic acid hybridization
Method for making a preform doped with a metal oxide
Amplification apparatus
Oil sump having oil filter on carrier unit
Variable pitch fan
Payment system
Packaged semiconductor device structure including getter material for decreasing gas from a protective organic covering
Room temperature curable polyorganosiloxane composition and method
Cache memory including a predict buffer