Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory using select transistors coupled to sub-bitlines from different blocks










Image Number 11 for United States Patent #5852570.

The semiconductor memory device of the invention includes: a semiconductor substrate; a first block; a second block adjacent to the first block; a main bitline; a first auxiliary conductive region; a first select transistor; and a first select line. The first block includes a first memory transistor having a first electrode, a second electrode and a gate electrode; a first sub-bitline including a part functioning as the first electrode of the first memory transistor; a second sub-bitline including a part functioning as the second electrode of the first memory transistor; and a first word line including a part functioning as the gate electrode of the first memory transistor, while the second block includes: a second memory transistor having a third electrode, a fourth electrode and a gate electrode; a third sub-bitline including a part functioning as the third electrode of the second memory transistor; a fourth sub-bitline including a part functioning as the fourth electrode of the second memory transistor; and a second word line including a part functioning as the gate electrode of the second memory transistor.








 
 
  Recently Added Patents
Mechanical and moisture protection apparatus for electronic devices
Data scrambling in memory devices
Method of hydrothermal liquid phase sintering of ceramic materials and products derived therefrom
Methods, systems, and media for swapping faces in images
Sheet member and method of manufacturing sheet member
Method and apparatus for communications
Deadline-driven parallel execution of queries
  Randomly Featured Patents
Arrangement for voltage measurement in a GIS installation
Increased capacity cooling system for a work machine
Telephone
Compounds having ultra-violet absorption properties
Casserole caddy
System and method for multi-stage zero forcing beamforming in a wireless communications system
Etching and pipelined texturing of a substrate in a stationary vacuum deposition machine
Galenical formulations
Signal connector with a resistor-fixing device
Partitioning product features