Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory using select transistors coupled to sub-bitlines from different blocks










Image Number 11 for United States Patent #5852570.

The semiconductor memory device of the invention includes: a semiconductor substrate; a first block; a second block adjacent to the first block; a main bitline; a first auxiliary conductive region; a first select transistor; and a first select line. The first block includes a first memory transistor having a first electrode, a second electrode and a gate electrode; a first sub-bitline including a part functioning as the first electrode of the first memory transistor; a second sub-bitline including a part functioning as the second electrode of the first memory transistor; and a first word line including a part functioning as the gate electrode of the first memory transistor, while the second block includes: a second memory transistor having a third electrode, a fourth electrode and a gate electrode; a third sub-bitline including a part functioning as the third electrode of the second memory transistor; a fourth sub-bitline including a part functioning as the fourth electrode of the second memory transistor; and a second word line including a part functioning as the gate electrode of the second memory transistor.








 
 
  Recently Added Patents
Method for fabricating a nitrided silicon-oxide gate dielectric
Calibration method for non-ideal transceivers
Method and system for remotely testing a wireless device
Semiconductor device having trapezoidal shaped trenches
Wafer level packaging
Process to increase selectivity to ethylene in oxygenates-to-olefins conversions
Luminescent substrate for liciferase
  Randomly Featured Patents
Bed frame holster clip
Method for evaluating pigment ink for ink-jet recording and method for producing pigment ink for ink-jet recording
Method and apparatus for measuring molten metal stream flow
Hand held self contained window washer
Camera
Optical component of the waveguide array spectrograph type, having centered outlet channels
Fuseless plug with safety circuit breaker
Diverse multiple article organizing apparatus
Hinge design for enhanced optical performance for a micro-mirror device
Method and apparatus for reducing fixed charge in semiconductor device layers