Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory using select transistors coupled to sub-bitlines from different blocks










Image Number 11 for United States Patent #5852570.

The semiconductor memory device of the invention includes: a semiconductor substrate; a first block; a second block adjacent to the first block; a main bitline; a first auxiliary conductive region; a first select transistor; and a first select line. The first block includes a first memory transistor having a first electrode, a second electrode and a gate electrode; a first sub-bitline including a part functioning as the first electrode of the first memory transistor; a second sub-bitline including a part functioning as the second electrode of the first memory transistor; and a first word line including a part functioning as the gate electrode of the first memory transistor, while the second block includes: a second memory transistor having a third electrode, a fourth electrode and a gate electrode; a third sub-bitline including a part functioning as the third electrode of the second memory transistor; a fourth sub-bitline including a part functioning as the fourth electrode of the second memory transistor; and a second word line including a part functioning as the gate electrode of the second memory transistor.








 
 
  Recently Added Patents
Web-based royalty system and user interface
Bio-pesticide and method for pest control
Radiation-emitting semiconductor chip and method for producing a radiation-emitting semiconductor chip
Display for displaying three-dimensional images and method for displaying three-dimensional images
Filler containing composition and process for production and use thereof
Composite conductive pads/plugs for surface-applied nerve-muscle electrical stimulation
Non-volatile memory and method having efficient on-chip block-copying with controlled error rate
  Randomly Featured Patents
Page buffer circuit of memory device and program method
Sofa
First adjust dual end stop actuator and method
Method of manufacturing nitride semiconductor device including SiC substrate and apparatus for manufacturing nitride semiconductor device
Address transistion detect timing architecture for a simultaneous operation flash memory device
Butadiene polymers having terminal functional groups
Method and system for reconfiguring functional capabilities in a data processing system with dormant resources
Systems and methods for classifying audio into broad phoneme classes
1-arylpyrazoles, compositions and use
Ophthalmic surgical system and method