Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory using select transistors coupled to sub-bitlines from different blocks










Image Number 10 for United States Patent #5852570.

The semiconductor memory device of the invention includes: a semiconductor substrate; a first block; a second block adjacent to the first block; a main bitline; a first auxiliary conductive region; a first select transistor; and a first select line. The first block includes a first memory transistor having a first electrode, a second electrode and a gate electrode; a first sub-bitline including a part functioning as the first electrode of the first memory transistor; a second sub-bitline including a part functioning as the second electrode of the first memory transistor; and a first word line including a part functioning as the gate electrode of the first memory transistor, while the second block includes: a second memory transistor having a third electrode, a fourth electrode and a gate electrode; a third sub-bitline including a part functioning as the third electrode of the second memory transistor; a fourth sub-bitline including a part functioning as the fourth electrode of the second memory transistor; and a second word line including a part functioning as the gate electrode of the second memory transistor.








 
 
  Recently Added Patents
Cancer vaccines containing epitopes of oncofetal antigen
System and method for providing restrictions on the location of peer subnet manager (SM) instances in an infiniband (IB) network
Character input device and program for displaying next word candidates based on the candidates' usage history
Method of manufacturing toner
Method and system for checking citations
Autonomous adaptation of transmit power
Organic light-emitting display with black matrix
  Randomly Featured Patents
Grafted methylenediphosphonate ion exchange resins
Method of detecting sequential workloads to increase host read throughput
Wash-house fitting including a trough
Adaptive rate shaping to prevent overflow
Antenna
Low noise stretch film
Vanity top
Reallocation
Cam-operated timer blade switches
Bus system for a highly scalable multiprocessor system and method for transmitting information in the bus system