Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory using select transistors coupled to sub-bitlines from different blocks










Image Number 10 for United States Patent #5852570.

The semiconductor memory device of the invention includes: a semiconductor substrate; a first block; a second block adjacent to the first block; a main bitline; a first auxiliary conductive region; a first select transistor; and a first select line. The first block includes a first memory transistor having a first electrode, a second electrode and a gate electrode; a first sub-bitline including a part functioning as the first electrode of the first memory transistor; a second sub-bitline including a part functioning as the second electrode of the first memory transistor; and a first word line including a part functioning as the gate electrode of the first memory transistor, while the second block includes: a second memory transistor having a third electrode, a fourth electrode and a gate electrode; a third sub-bitline including a part functioning as the third electrode of the second memory transistor; a fourth sub-bitline including a part functioning as the fourth electrode of the second memory transistor; and a second word line including a part functioning as the gate electrode of the second memory transistor.








 
 
  Recently Added Patents
Light emitting device
Toy
Methods for measuring media performance associated with adjacent track interference
Method for operation of multi-layer-multi-turn high efficiency inductors
Mirror drift compensation in an optical circuit switch
Architecture, system and method for testing resistive type memory
Integrated circuit devices having conductive structures with different cross sections
  Randomly Featured Patents
Homogenous alloy powder
Off-chip micro control and interface in a multichip integrated memory system
Method of recrystallizing a polycrystalline, amorphous or small grain material
Cluster power management technique
Optical add/drop interconnect bus for multiprocessor architecture
Method and apparatus for transmitting and receiving multiple frequency bands simultaneously
X-ray diagnostic apparatus, image processing apparatus, and method of calculating filter coefficients used for image formation processing in x-ray diagnostic apparatus and the like
Transformer
Mounting bracket with water deflector
Relative document representing system, relative document representing method, and computer readable medium