Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Enhanced voltage-based fuel gauges and methods
Reducing crown corrosion in a glassmelting furnace
System and method for Brillouin analysis
Method and product for manufacturing vulcanized footwear or cupsole footwear
Apparatuses, methods and systems for enhanced posted listing generation and distribution management
System and method for approximating parametric curves using optimal number of segments
Tunable laser source using intracavity laser light outcoupling and module containing the same
  Randomly Featured Patents
Hybrid tea rose plant named `Ruioran`
Pressure washer
Attachable catheter
Integrated electrostatic slider fly height control
Collapsible bowl
Superplastic alloy-containing conductive plastic article for shielding electromagnetic interference and process for manufacturing the same
Cranking clutch assembly for use in conjunction with an input isolator for a vehicular drivetrain
Electric bicycle
Method for manufacturing a capacitor for a semiconductor arrangement
Above-joist, integrated deck-gutter system