Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Methods and apparatus to identify exposure to 3D media presentations
Power supply apparatus for light emitting diode
Jacket liner
Light emitting device
Variants of a family 44 xyloglucanase
Wind energy system having a connection protection device
Arrays of optical confinements and uses thereof
  Randomly Featured Patents
Content rights management for document contents and systems, structures, and methods therefor
Swizzle stick
Proteases from gram positive organisms
Portion of a shoe upper
Noise reduction system
Electrical current sensor
Connector with a lock mechanism
Combustion method and apparatus
4-alkyl 1-(3-methoxy-2-propen-1-yl) benzene compounds and their use in perfume compositions
Use of analog-valued floating-gate transistors for parallel and serial signal processing