Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Method for controlled layer transfer
Programmable computer mouse
Systems and methods for restoring images
Method and apparatus for reducing power consumption used in communication system having time slots
Apparatus and method for storing event information for an HVAC system
Control system of substrate processing apparatus, collecting unit, substrate processing apparatus and control method of the substrate processing apparatus
Video surveillance system employing video primitives
  Randomly Featured Patents
Sensing circuit for semiconductor memory with limited bitline voltage swing
Siloxane iniferter compounds, block copolymers made therewith and a method of making the block copolymers
Packaging material for photosensitive materials
Friction test machine for guideway
Window frame member
Ball projecting machine
Resistor with elongated resistor element panels
System, method, and resilient neurological stimulation lead for stimulation of a person's nerve tissue
Feed dispenser
Bleacher structure