Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Powder pulverising device
Artificial engine sound control unit, approaching vehicle audible system, and electric vehicle having them
Categorizing bit errors of solid-state, non-volatile memory
Hybrid asynchronous transmission process
Control device with adjusting pulse width modulation function and the backlight module thereof
Ink composition, ink for inkjet recording and ink set using the ink
  Randomly Featured Patents
Inline cable connector
In-vehicle antenna system and method
Method for forming microscopic 3D structures
Planar coil and method of making the same
Analog front end circuit and method of compensating for DC offset in the analog front end circuit
Imaging apparatus and method of controlling imaging apparatus
Switching connector assembly
Method of preserving fodders with a nutritive coating
Image display apparatus, image display method, and image supply apparatus
Branched polyamino acids functionalized with hydrophobic groups, and applications thereof particularly therapeutic applications