Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Fabrication of thin pellicle beam splitters
Matching a usage history to a new cloud
Push button
Communication apparatus, communication method, and program for exchanging data with a target
System and method for redirected firewall discovery in a network environment
Memory device and method for dynamic random access memory having serial interface and integral instruction buffer
  Randomly Featured Patents
Supertwist liquid crystal display
Process and apparatus for electrohydraulic recovery of crude oil
Solenoid operated valve diagnostic system
Transaction checking system for verifying bus bridges in multi-master bus systems
Grain lifter
Contoured shower curtain liner
Tactical aircraft check algorithm, system and method
Pipe cleaning method and device
Flow modulating control valve assembly
Process for preparing ether-capped poly(oxyalkylated) alcohol surfactants