Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Multi-mode 3-dimensional image display apparatus
Predicting popularity of electronic publications
Sample holder and method for treating sample material
Method and apparatus for executing load distributed printing
Feature management of a communication device
Keypad assembly for electronic devices
  Randomly Featured Patents
Assymmetric traffic flow detection
Image reading apparatus
Injection fitted boot liner
Daylight bulk film loading system
Drive apparatus which detects spatial charge voltage on charge storage light-emitting device and controls voltage and current based on the detection while drive current is blocked
Mosquito larvae light trap
Diphenyl ethers having herbicidal activity
Small inline spinner box
Portable phone with cover actuating hinge assembly
User input device