Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Multicyclic compounds and methods of use thereof
Superconducting magnetizer
Wireless network device including a polarization and spatial diversity antenna system
Metal foil laminate, substrate for mounting LED, and light source device
Preparation process of transition metal boride and uses thereof
System or method to assist and automate an information security classification and marking process for government and non-government organizations for information of an electronic document
Multiple CQI feedback for cellular networks
  Randomly Featured Patents
Shoe upper
Magnetic seal mounting method developing blade exchanging method and process cartridge
Super wide-angle zoom lens
Oil reconditioning system
Process for making phosphate stabilized metal oxide particles
Paper previewer from preloaded information
Process to prepare high molecule weight polyester
Silver halide photographic material
Evaluation device for electron-optical images
Mirror apparatus