Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Wireless control kit for camera
Transducer displacement protection
Pharmaceutical powder compositions
Systems and methods for advertising on content-screened web pages
1,3-diiodohydantoin compound and production method thereof
Method and system for determining a suppression factor of a suppression system and a lithographic apparatus
Case for electronic device
  Randomly Featured Patents
Underwater breathing apparatus and air compressor
Color television display tube
Memory stick with flashlight and retractable USB plug
Human glycosyltransferase gene, compounds and method for inhibiting cancerous metastasis
Apparatus and method for supplying printed products to a processing section
Button cell battery pack
High frequency thermode driven device employing one-turn-secondary transformers
Equipment support rack assembly
Door latch and lock assembly
Efficient and flexible data organization for acceleration data structure nodes