Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Method and/or apparatus for navigating mobile robot using virtual sensor
Robot control device
Circuit for and method of enabling communication of cryptographic data
Circuit and method for generating an AC voltage from a plurality of voltage sources having a temporally variable DC output voltage
Display systems with touch screens
Fuel cell system, and electric vehicle equipped with the fuel cell system
Control of an electric machine
  Randomly Featured Patents
Heat exchanger
Parachute array
Method of restricting the use of a radio terminal and an associated restriction device
Information sheet
Driving means for rotating spindles for use in a wood working router or the like
Optical film with defect-reducing surface and method for making same
Method of forming antibacterial layer containing metal-modified apatite
Method for manufacturing a joint pipe
Method of improving the acoustic characteristics of resonant wood for musical instruments