Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Semiconductor memory device
Liposomal nanoparticles and other formulations of fenretinide for use in therapy and drug delivery
RFID reader revocation checking using low power attached displays
Vehicle running control system
Opioid-ketamine and norketamine codrug combinations for pain management
Method of controlling semiconductor device, signal processing method, semiconductor device, and electronic apparatus
Image display device and method of changing first EDID with second EDID wherein the second EDID information is compatible with image display device
  Randomly Featured Patents
Slam ball
Methods of treating allergies using TGF-.beta.1 and allergens
Display device and driving method thereof
Producing a lithographic printing plate by sequentially exposing a thermo-sensitive imaging element by a set of radiation beams
Semiconductor memory device
Electrical drum-type separator
Method for treating wooden articles
Apparatus for the release of a product from a continuously circulating belt
Illuminated magnifying glass
Multicast direct memory access storing selected ones of data segments into a first-in-first-out buffer and a memory simultaneously when enabled by a processor