Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Method for producing an adhesive fastening element made of plastic
LED-array package
System and method for enabling image recognition and searching of remote content on display
Debugging using code analysis
Semiconductor device and method of manufacturing the same
Electronic device package and fabrication method thereof
Display device and method of repairing display device
  Randomly Featured Patents
Golf putter head with a visual alignment aid and an increased moment of inertia
Ticket vending machine
Granularity control in publishing information
Device for uncoiling a paper strip from a coil
Connector assembly
Rocket motor insulation and like made with thin tacky ribbon
Methods of forming recessed hemispherical grain silicon capacitor structures
Method of treating psoriasis
Substituted cyclopropylamino-1,3,5-triazines
Assembly for the illuminated display of a logo