Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Liquid crystal display and manufacturing method thereof
Automated top-down multi-abstraction infrastructure performance analytics -network infrastructure-as-a-service perspective
Selected alert delivery in a distributed processing system
Tiered cost model for access to a computer network
Reovirus for the treatment of cellular proliferative disorders
  Randomly Featured Patents
Method and apparatus for tightening a shoe press roll mantle and/or reducing its wear
Photographic light-sensitive material
Swing type cover opening and closing device for mobile phone
Method of electrically testing active matrix substrate
Methods for the synthesis and polymerization of .alpha.,.alpha.'-dihalo-p-xylenes
Solar water heaters especially intended for use with swimming pools
Absorbent article, such as a diaper or an incontinence guard
Process for making cellulose-containing products
Display for use in combination with a brake light in the rear window of an automobile
Etching method for nitride semiconductor