Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Metal-doped oxide, method of preparing the same, and solid oxide electrolyte using the metal-doped oxide
Specification of latency in programmable device configuration
Support tray for server
Polymer bonded fibrous coating on dipped rubber articles skin contacting external surface
Mold for nanoimprinting, its production process, and processes for producing molded resin having fine concavo-convex structure on its surface and wire-grid polarizer
Campanula plant named `PKMM03`
Use of cocoa extract
  Randomly Featured Patents
Full bore sampler including inlet and outlet ports flanking an annular sample chamber and parameter sensor and memory apparatus disposed in said sample chamber
System for infiltrating preformed components and component assemblies
Valve arrangement
Preventing A-B-A race in a latch-based device
Method and apparatus for treating article to be treated
Battery box assembly
Combined jumper cable control box and meter
Method and apparatus for controlling air-conditioning systems
Data cartridge interlock and release system
Logic coincidence gate, triplet of logic gates and sequential logic circuit using this logic gate