Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
System and method for leveraging independent innovation in entertainment content and graphics hardware
Systems and methods for vehicle cruise control
Active metal fuel cells
Segmenting video based on timestamps in comments
Single-pass Barankin Estimation of scatterer height from SAR data
Phosphoinositide 3-kinase inhibitor with a zinc binding moiety
Display screen with graphical user interface
  Randomly Featured Patents
Superabsorbent polymers
Method for storing a bread slicing guide
Polyphotoinitiators and compositions thereof
Computer system having organization for multiple condition code setting and for testing instruction out-of-order
Method and apparatus for grooming traffic demands according to mileage based tariffs
Processor performance counter for sampling the execution frequency of individual instructions
Keypad handling circuits
Developing apparatus
Impedance-matching transformers for RF driven CO.sub.2 gas discharge lasers
Water re-dispersible granules comprising an active matter in liquid form