Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Method and apparatus for compensating QoS during handover by base station in wireless broadband access system
Vacuum cleaner
Etch resistant clearcoat
Dynamic association and disassociation of threads to device functions based on requestor identification
Dual use photovoltaic system
Aisle barrier
Circuit breakers
  Randomly Featured Patents
Welding torch with smoke exhaust
Benzotriazine inhibitors of kinases
Pseudo-LSI device and debugging system incorporating same
Insulating shutter panels for building openings
Pulse-width modulator methods and apparatus
Apparatus and method for synchronizing multichannel extension data with an audio signal and for processing the audio signal
Generalized serialization queue framework for protocol processing
Transmission control providing sequentially engaged high and low speed clutches
Wheel probes
Locking and unlocking mechanism comprising a solenoid