Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Round carrying case
Methods and systems for enabling community-tested security features for legacy applications
Remote device pairing setup
Semiconductor device having a bonding pad and shield structure of different thickness
Using interrupted through-silicon-vias in integrated circuits adapted for stacking
Method for forming a film
Apparatus and method for efficient transmission of acknowledgements
  Randomly Featured Patents
Upwardly pivotable vent or sliding roof panel for automobiles
Semiconductor memory device operating at high speed and low power consumption
Systems and methods for an interactive PACS image display test image
Limb exercise device
Image forming method
Very low-input capacitance self-biased CMOS buffer amplifier
Golf club head
Removal of a weft thread in a series shed weaving machine
Transferrin receptor protein of moraxella
Oxide superconductors encased in pan-derived carbon matrix