Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Engineered nucleic acids encoding a modified erythropoietin and their expression
Solid state lighting devices with cellular arrays and associated methods of manufacturing
Electronic flash device
Method and device for the detection of defects or correction of defects in machines
Message value indicator
Data paths using a first signal to capture data and a second signal to output data and methods for providing data
  Randomly Featured Patents
Annuity having interest rate coupled to a referenced interest rate
Robot remote control system and robot image remote control processing system
Parallel-access memory and method
Luggage carrier with pop-up frame
Storage system with mainframe and open host performing remote copying by setting a copy group
Integrated apparatus and method for filling porous composite preforms
Manufacturing method of three-dimensional structure and manufacturing device therefor
Hot water dispenser having improved water temperature control system
Rose plant named `BENocho`
Composite lubricant for hard disk media