Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Materials and methods for synthesis of a flavor and aroma volatile in plants
Servomotor control circuit
Light-emitting device with a spacer at bottom surface
Coreference resolution in an ambiguity-sensitive natural language processing system
Processing abstract derived entities defined in a data abstraction model
Dispensing of restricted goods
  Randomly Featured Patents
Assembly and method for stacking, conveying and lifting lids
Capacitor and manufacturing method thereof
Industrial robot
Ultrasound diagnostic apparatus and method for displaying ultrasound image
Temperature actuated valve and phase separation method
Technique for measurement of gas and liquid flow velocities, and liquid holdup in a pipe with stratified flow
Ring oscillators with improved signal-path matching for high-speed data communications
Driving apparatus having second load signal with different falling times and method for display device and display device including the same
Drivetrain for an electric vehicle