Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Adapter for increasing the stroke length of a fastener installation tool
Battery pack with covering member and vehicle with the battery pack
Refillable material transfer system
Circuits, systems, and methods for reducing simultaneous switching output noise, power noise, or combinations thereof
Crunching dynamically generated script files
De-interlacing method and method of compensating a de-interlaced pixel
Radiation-curable formulations
  Randomly Featured Patents
Portable robot with automatic set-up
Circuit for protecting a switching transistor
Lever switch device
Carton including detachable coupon
Receptacle for memory cassette
Computer application analysis
Scanning electron microscope
Fabric conditioning articles and methods of use
Location dependent key management in sensor networks without using deployment knowledge