Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Methods, systems, and products for providing ring backs
Generating and using checkpoints in a virtual computer system
Meter socket cabinet
Organic electroluminescence device
Optical module for a microlithography objective including holding and supporting devices
Microfluidic cartridge and method of using same
Fabricated leaf tea products
  Randomly Featured Patents
Apparatus for analysis of a vapor phase sample
Cassette mounting device having link mechanism arranged to support cassette holder
Synthetic bone matrix
Process for production of processed sweet corn
hTERT gene expression regulatory gene
Simulator cart
Call routing apparatus
Decoration for a watch or jewelry box
Timing controller and controlled delay circuit for controlling timing or delay time of a signal by changing phase thereof
Optical sorter