Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Memory device having collaborative filtering to reduce noise
Electric discharge machining hole drilling
Drug comprising as the active ingredient proliferative vector containing survivin promoter
Targeting agents for enhancing radiation therapy
Self-diagnostic method and system for implantable cardiac device
Structure of pixel electrode
  Randomly Featured Patents
Fused heteroaromatic glucokinase activators
Vertical broaching machine
Digital tape measure
Convertible scooter/wagon
Optical transmission circuit
Silicon-germanium heterobipolar transistor with a step-wise graded base
Fan housing
Coated substrates and method of coating
Electric iron
Electrically controlled optical elements and method