Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Respirator belt having bumper cushion
Lighting elements
System and method of creating and providing SMS http tagging
Pyroelectric detector, pyroelectric detection device, and electronic instrument
Extreme ultraviolet light source device and method for generating extreme ultraviolet light
Optical analysis device, optical analysis method and computer program for optical analysis
  Randomly Featured Patents
Arrangement for generating a clock signal
Method and apparatus for a sip client manager
Electromagnetic wave emission device
Arrangement for voltage conversion
Tubular-drill bit connect/disconnect apparatus
Brazed diamond tools and methods for making
Apparatus and method for forming image
Fe--Ni based permalloy and method of producing the same and cast slab
Semiconductor device, and method of manufacturing the same