Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
System and method for the analysis of biodiesel
Plants and seeds of hybrid corn variety CH089600
ActRIIB proteins and variants and uses therefore relating to utrophin induction for muscular dystrophy therapy
Stability control system with body-force-disturbance heading correction
Diameter signaling for mobile IPv4
Printing control method and printer for printing on a label
Image processor
  Randomly Featured Patents
Enclosed multi-blade squeegee structure for screen printing
Method and installation for ordering groups of articles in stacks or rows
Collapsible cargo container
Multivesicular liposomes with controlled release of active agents encapsulated in the presence of a hydrochloride
Methods of fabricating dual anode, flat panel electrophoretic displays
Enclosed excavator for low moisture contaminated sediment removal
Assembly device for optical disk
Antonomic transcutaneous affect device
Screwdriver connector
Apparatus for encrusting a filling material