Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Active noise control device
Method and system for displaying messages in context
Heat treatable coated article with breaker layer
Inhibitors of Bruton's tyrosine kinase
Travel passenger check-in
Bed caddy
Liquid densitometer
  Randomly Featured Patents
Single full-color LED with driving mechanism
Electrostatic protection circuit of an input/output circuit of a semiconductor device
Methods and apparatus for mapping resources
Elastic boundary wave device and method of its manufacture
Monitoring concentration of dope in product manufacture
Magnetic random access memory (MRAM) layout with uniform pattern
Method for dispensing a preselected amount of liquid
Process useful in the flocculation of phosphate slimes
Use of beacons in a WDM communication system
Cartridge for a firearm