Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Wireless enclosure
Optical fixing device and image forming apparatus
Personalized health communication system
Soybean cultivar CL0911444
Process for preparing substituted aromatic carboxylic acids
Method and device for reducing image color noise
Treatment of influenza
  Randomly Featured Patents
Angle firing controller and method of controlling a switched reluctance machine
Electroless plating of a metal layer on an activated substrate
High silicon, low carbon austemperable cast iron
Optical switch and method for controlling optical switch
Mobile computer tilting arrangement
Roller bearing for an infinite rectilinear motion
Methods for generating hypermutable microbes
Image data editing
Conductive diffusion barrier layer, semiconductor device having the same, and manufacturing thereof
Track for a display case