Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Configuration method and system of complex network and configuration and management module of server resources
Methods and systems for determining the reliability of transaction
Information processing apparatus and storage medium for storing information processing program
System and method for providing radio communication in a land mobile radio system
Frame timing synchronization in a geostationary satellite system
Cellulose derivative and hydrogel thereof
Fuel-based injection control
  Randomly Featured Patents
Nonvolatile memory
Database for storage and analysis of full-length sequences
Beam splitter and light measuring device for camera
Windshield wiper light circuit with optional time delay
Golf club
Ball retainer as a pocket
Electrical activating assembly and closure member therefor
Thin slot antenna having cavity, antenna power feeding method, and RFID tag device using the antenna and the method
Comparing configuration information for a data forwarding device
Begonia plant named `Bbpicotee`