Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Resistive random access memory cell and resistive random access memory module
Portable computer display structures
Imaging device, method and computer readable medium
Method for adapting a contact point of a clutch in a drivetrain of a motor vehicle
Mobile terminal
Precision geolocation of moving or fixed transmitters using multiple observers
  Randomly Featured Patents
Drug solution preparing kit
Polyester resin container and molding process thereof
Ball launching device
Method of producing high tension steel superior in weldability and low-temperature toughness
Stereoscopic graphics display system with multiple windows for displaying multiple images
Single-mode operation and frequency conversions for diode-pumped solid-state lasers
Internal combustion engine
Television set
Method and apparatus of processing data displayed based on a mobile station interface based on user preferences
Flexible interrupt handling methods for optical network apparatuses with multiple multi-protocol optical networking modules