Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Halogen-free flame retardants for epoxy resin systems
Method for production of fermentable sugars from biomass
IR(voltage) drop analysis in integrated circuit timing
Picture information coding device and coding method
Woven mesh substrate with semiconductor elements, and method and device for manufacturing the same
Error correct coding device, error correct coding method, and error correct coding program
Image capture apparatus and program
  Randomly Featured Patents
Lithium secondary battery with high safety and manufacturing method thereof
Mold for making an internally threaded housing
Stable carotene xanthophyll beadlet compositions and methods of use
Drive cage sub-caliber projectile
Horse shoe cassette system
Random access line printer
Eyeglass frame
Water-conducting household appliance
Semiconductor integrated circuit device having voltage regulating unit for variable internal power voltage level
Pressure or pressure difference measuring instrument