Resources Contact Us Home
High-performance fault tolerant computer system with clock length synchronization of loosely coupled processors

Image Number 10 for United States Patent #5845060.

A fault-tolerant computer system employing multiple CPUs executing the same instruction stream under independent clock cycle timing. The CPUs deterministically execute the instructions internally until input or output operations require access to memory or devices which are not synchronous with the local CPU clock. The CPUs are forced to take the same number of CPU clock cycles to complete the I/O operations. When the I/O operation is complete the internal processing of the instruction stream continues in a manner which is clock aligned in each of the multiple CPUs but which may be separate in real time due to oscillator drift. Accumulated drift is periodically removed by a timed interrupt which forces resynchronization of the CPUs in real time.

  Recently Added Patents
Lithographic apparatus and device manufacturing method
Method for facilitating assessment of a coursework answer and moderating the assessment
Method for adjusting link speed and computer system using the same
Compositions substantially free of sodium chloride and methods for the storage of red blood cells
Semiconductor memory device and method for driving the same
Non-transitory computer readable recording medium storing print management program, print management device, print management method, and print system
Single-electron detection method and apparatus for solid-state intensity image sensors with a charge splitting device
  Randomly Featured Patents
Razor handle
Fluid channel valve for use with a disposable cartridge in extracorporeal circulations
Boronated metal-phthalocyanines, process for their preparation, pharmaceutical compositions comprising them and use thereof
Pseudo-azeotropic mixture of chlorodifluoromethane, 1,1,1-trifluoroethane and pentafluoroethane, and its application as a refrigerant in low-temperature refrigeration
Method of coating phosphors of fluorescent lamp glass
Object-oriented system having anonymous scheduler design pattern
Displayable jewellery box
Single transformer hybrid system and method
Ink jet print head
Tiered wireless, multi-modal access system and method