Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Memory module and an IC card










Image Number 5 for United States Patent #5838549.

In semiconductor modules having a plurality of semiconductor devices mounted on a multilayer printed circuit boards as the processing speed increases, a short circuit current flowing through CMOS devices in the semiconductor devices during operation can cause noise because of ground inductance or power supply inductance. This noise can result in erroneous operations. To solve this problem, the power supply layer or grand layer that is connected to either the power supply terminal Vcc or the ground terminal Gnd of each semiconductor memory, which is located farther from the connection terminals, is arranged closer to the semiconductor memories with this arrangement, the short circuit current flowing through the semiconductor memories is more strongly magnetically coupled with the power supply layer or ground layer arranged close to them. Thus, it is possible to reduce the effective inductance. This, in turn, reduces noise, making it possible to provide a semiconductor module with an increased processing speed.








 
 
  Recently Added Patents
Sink
Unified feedback frame for supporting a plurality of feedback modes and a multiple-input multiple-output (MIMO) communication system using the unified feedback frame
Buffer pool extension for database server
Battery loading and unloading mechanism
Systems and methods for updating a data store using a transaction store
Group greeting card
Promoting content
  Randomly Featured Patents
Hypodermic injection system
Full dull polyamide 6 yarn, and a process of preparing for the same
Locking mechanism for a rotation seat
Atomic deposit transaction
Recording medium changer
Versatile continuous welding electrode for short circuit welding
Image drawing apparatus and image drawing method
Baffle means for roof ridge ventilator
Multi-cylinder printing press and cylinder bow compensation system
Triple-well CMOS devices with increased latch-up immunity and methods of fabricating same