Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor device incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions










Image Number 11 for United States Patent #5822267.

A semiconductor integrated circuit comprises a semiconductor chip, a power supply terminal provided on the semiconductor chip for receiving a voltage from an external power supply source, an internal circuit provided on the semiconductor chip, a power supply circuit provided on the semiconductor chip for transforming an external power supply voltage received from the power supply terminal for supplying a source voltage resulting from the voltage transformation to the internal circuit, and a control circuit provided on the semiconductor chip for controlling the power supply circuit, wherein the control circuit includes external power supply voltage detecting means and/or temperature detecting means and responds to the signal from the external power supply voltage detecting means and/or the temperature detecting means by changing the power supply voltage to the internal circuit to thereby maintain the operating speed of the internal circuit to be constant.








 
 
  Recently Added Patents
Resource compatability for data centers
Carrying case
Systems and methods for vehicle cruise control
Method of controlling an indentation depth of an electrode into a metal substrate during welding
Image-processing method and program, and image-processing apparatus
Systems and methods for image stream processing
Ice tray for refrigerator
  Randomly Featured Patents
Driving device of developing units and toner replenishing units for use in image forming apparatus
Apparatus for erecting and sealing flat containers and associated methods
Die
Vibratory plow with blade having regressive longitudinal axis
2-Substituted-3-methyl-.gamma.-pyrone tricyclic derivatives
Connector for endoscope
Antenna structures for RFID devices
Synchronization channel scheme for super 3G
Method for connecting electrodes, surface-treated wiring board and adhesive film used in the method, and electrode-connected structure
Transparent barrier coatings exhibiting reduced thin film interference