Resources Contact Us Home
Address decoding . . . semiconductor memory

Image Number 4 for United States Patent #5815459.

Methods and apparatus are disclosed for receiving and decoding address information applied to a synchronous semiconductor memory device. Separate read address and write address decoders and latches are provided for decoding the address without waiting for a determination as to whether a read cycle or a write cycle is undertaken, thereby reducing the decoding delay and thereby increasing the speed of such a device in operation.

  Recently Added Patents
In-vehicle communication system and method of operation
Tablet computer
Sublingual coated tablet of fentanyl
Vehicle grille
Flexible pouch
Stable pharmaceutical composition and methods of using same
  Randomly Featured Patents
Method for manufacturing dialkylaluminum monohalide
Apparatus, method, and computer program product providing enhanced document management
Wiper assembly for sweeping a glass surface on a vehicle
Ice chest with wheels
Combined fluorescent lamp and flashlight incorporating an emergency beacon
Method of lifting off and fabricating array substrate for liquid crystal display device using the same
System and method for management of a predictive split cache for supporting FIFO queues
Method for spacing laminations
Process for preparing calcium pyruvate and its hydrates
Dual piston flow-through sampler