Resources Contact Us Home
Address decoding . . . semiconductor memory

Image Number 4 for United States Patent #5815459.

Methods and apparatus are disclosed for receiving and decoding address information applied to a synchronous semiconductor memory device. Separate read address and write address decoders and latches are provided for decoding the address without waiting for a determination as to whether a read cycle or a write cycle is undertaken, thereby reducing the decoding delay and thereby increasing the speed of such a device in operation.

  Recently Added Patents
Method of measuring the flux of a soil gas
Method and system for blocking hazardous information
Method and apparatus for reducing and controlling highway congestion to save on fuel costs
Buildable dinnerware
Systems and methods of device-free motion detection and presence detection
Apparatus and method for controlling a tunable matching network in a wireless network
Predicting performance of an integrated circuit
  Randomly Featured Patents
Liquid ejector and liquid ejecting method
Flow sensitive fluid shutoff safety device
Apparatus and method for recalibrating a multi-color imaging system
All-terrain vehicle
Reduction of intercolor bleeding in liquid ink printing
Input protective apparatus of semiconductor device
Method of forming mask with angled struts of reduced height
High-speed data transmission in a digital mobile communication system
Device at bone cement mixer
Compact high efficiency electrical power source