Resources Contact Us Home
Address decoding . . . semiconductor memory

Image Number 4 for United States Patent #5815459.

Methods and apparatus are disclosed for receiving and decoding address information applied to a synchronous semiconductor memory device. Separate read address and write address decoders and latches are provided for decoding the address without waiting for a determination as to whether a read cycle or a write cycle is undertaken, thereby reducing the decoding delay and thereby increasing the speed of such a device in operation.

  Recently Added Patents
Proximity sensor arrangement in a mobile device
Pet burial pod
Query optimization with awareness of limited resource usage
Apparatus and method for encoding/decoding signal
Methods and system for providing drug pricing information from multiple pharmacy benefit managers (PBMs)
Social community generated answer system with collaboration constraints
  Randomly Featured Patents
Systems and methods of non-volatile memory sensing including selective/differential threshold voltage features
Article for optical data storage device
Musical tone waveform signal generating apparatus using a plurality of non-linear converters
Eccentric heat dispensing fans
Method of enhancing the delignification and/or bleaching of pulp
Resilient polyurethane elastomer
Triggering events in a welder with a real-time clock
Manually activated toy vehicle launcher
Method and system for single pass volume scanning for multiple destination mirroring
System and method for controlling vehicle speed to prevent gear shift shock applicable to automatic transmission equipped vehicles