Resources Contact Us Home
Address decoding . . . semiconductor memory

Image Number 3 for United States Patent #5815459.

Methods and apparatus are disclosed for receiving and decoding address information applied to a synchronous semiconductor memory device. Separate read address and write address decoders and latches are provided for decoding the address without waiting for a determination as to whether a read cycle or a write cycle is undertaken, thereby reducing the decoding delay and thereby increasing the speed of such a device in operation.

  Recently Added Patents
Superagonistic anti-CD28 antibodies
Display screen with graphical user interface
Method for producing (meth)acrylic anhydride, method for storing (meth)acrylic anhydride, and method for producing (meth)acrylate
Apparatus and method for scrolling a screen of a portable terminal having a touch screen
Macrocyclic cysteine protease inhibitors and compositions thereof
Systems and methods for providing a video playlist
Selective facsimile denial
  Randomly Featured Patents
Collapsible container
Methodology for hierarchy separation at asynchronous clock domain boundaries for multi-voltage optimization using design compiler
Rod cutter gauge
Ball screw actuator
Flat resistance for blower control unit for automobile air conditioner and blower control unit using the same
Vacuum ultraviolet light source
Method for manufacturing a semiconductor device
Extended card edge connector and socket
Bed frame design
Disposable calibration boot for multi-point calibration in fiber optic sensors