Resources Contact Us Home
Address decoding . . . semiconductor memory

Image Number 3 for United States Patent #5815459.

Methods and apparatus are disclosed for receiving and decoding address information applied to a synchronous semiconductor memory device. Separate read address and write address decoders and latches are provided for decoding the address without waiting for a determination as to whether a read cycle or a write cycle is undertaken, thereby reducing the decoding delay and thereby increasing the speed of such a device in operation.

  Recently Added Patents
Apparatus and method for noise removal by spectral smoothing
Terminal device, system and computer readable medium
Multi-room user interface
Precision geolocation of moving or fixed transmitters using multiple observers
Driver circuit for driving semiconductor switches
Nanogap device for field enhancement and a system for nanoparticle detection using the same
Micromachined devices and fabricating the same
  Randomly Featured Patents
Front bicycle suspension assembly with inertia valve
Oxy- and thioaryl-phenylated aromatic heterocyclic polymers
Process of producing three-dimensionally shaped object
Gas analyzer and gas analyzing method
Method and device for packaging a substrate
Car ventilating system
3-Pyrrol-pyridopyrazoles and 3-pyrrolyl-indazoles as novel kinase inhibitors
Monotube differential pneumopercussive reversible self-propelled soil penetrating machine with stabilizers
Light control unit, optical tomographic imaging method and apparatus
Allocation of access slots to mobile stations in order to count the number of stations interested in a MBMS (multimedia broadcast/multicast service)