Resources Contact Us Home
Address decoding . . . semiconductor memory

Image Number 3 for United States Patent #5815459.

Methods and apparatus are disclosed for receiving and decoding address information applied to a synchronous semiconductor memory device. Separate read address and write address decoders and latches are provided for decoding the address without waiting for a determination as to whether a read cycle or a write cycle is undertaken, thereby reducing the decoding delay and thereby increasing the speed of such a device in operation.

  Recently Added Patents
Method for forming a semiconductor device using selective epitaxy of group III-nitride
Biodiesel data collection system
Method and system for selecting a target with respect to a behavior in a population of communicating entities
Method for distributing advertisements to client devices using an obscured ad monitoring function
Efficient file system metadata scanning using scoped snapshots
Method and apparatus for determining the altitude of a mobile device
Optical imaging device and imaging method for microscopy
  Randomly Featured Patents
Cargo snugger strap and hook mechanism
Electrical alternator
Premix gas nozzle
Nanoparticulate probe for in vivo monitoring of tissue oxygenation
Marine vessel monitoring system
Compact disk labeling, cleaning and repairing systems
Mount carrier unit and film scanner
Tube plug for plugging a tube
Transdermal therapeutic system containing tulobuterol hydrochloride for administering the bronchodilator tulobuterol via the skin
Ultrasonic microscope apparatus