Resources Contact Us Home
Address decoding . . . semiconductor memory

Image Number 3 for United States Patent #5815459.

Methods and apparatus are disclosed for receiving and decoding address information applied to a synchronous semiconductor memory device. Separate read address and write address decoders and latches are provided for decoding the address without waiting for a determination as to whether a read cycle or a write cycle is undertaken, thereby reducing the decoding delay and thereby increasing the speed of such a device in operation.

  Recently Added Patents
Dynamic lookup service in a distributed system
Polymer compositions and nonwoven compositions prepared therefrom
System and method for conditionally sending a request for data to a home node
Bluetooth headset
System and method for text input with a multi-touch screen
Powerline communication device with load characterization functionality
Controlling a resource demand system
  Randomly Featured Patents
Light-tactility conversion system, and method for providing tactile feedback
14/12 GHz Duplexer
Coleus plant named `MD CURMAG06 `
Polysulfate of cyclodextrin derivative and process for preparing the same
Resinous composition having an increased flame retardance
Concentrated aqueous solution of glutaraldehyde and 1,2-benzisothiazolin-3-one
Method of manufacturing package structure
Light-emitting device
Olefin polymerization catalyst and method for production and use
Spisulosine compounds