Resources Contact Us Home
Programmable refresh circuits and methods for integrated circuit memory devices

Image Number 14 for United States Patent #5812475.

A self refresh circuit for an integrated circuit memory device includes a programmable refresh circuit, a plurality of counters, and a refresh cycle selection circuit. The programmable refresh circuit can be electrically programmed to generate one of a plurality of refresh control signals. A first one of the counters generates a first oscillating output signal having a first predetermined period and each successive counter generates a respective oscillating output signal having a respective period twice that of a respective preceding counter. The refresh cycle selection circuit selects a self refresh cycle from one of the oscillating output signals in response to the refresh control signal generated by the at least one programmable refresh circuit. Related methods are also disclosed.

  Recently Added Patents
Light transformation particle and photobioreactor
Antenna module and wireless communication apparatus
N-phenyl-(homo)piperazinyl-benzenesulfonyl or benzenesulfonamide compounds suitable for treating disorders that respond to the modulation of the serotonin 5-HT.sub.6 receptor
Bad column management with bit information in non-volatile memory systems
Packet transmission system and fault recovery method
Solid state lighting circuit and controls
Virtual image display device and manufacturing method of virtual image display device
  Randomly Featured Patents
Siphon freeze drain valve for underground irrigation systems
Information delivery system and method including on-line entitlements
Method for metallizing fluoropolymer substrates
Video display terminal with paging and scrolling
Oceanic mining system
Self-attaching linking device
Gas bag side impact protection device
Calender for the treatment of a paper web
Portable HVAC solenoid power kit
Financial game apparatus