Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multiple access memory device










Image Number 13 for United States Patent #5784331.

A memory circuit has a plurality of data storage locations and an address associated with each data storage location. A first decoded address storage circuit stores a first decoded memory address and outputs the stored first decoded memory address. A second decoded address storage circuit stores a second decoded memory address and outputs the stored second decoded memory address. An address access circuit is coupled to the output of the first decoded address storage circuit and accesses the data storage location associated with the first decoded memory address in response to the first decoded memory address being output from the first decoded address storage circuit. A control circuit is coupled to the first decoded address storage circuit for controlling the transfer of decoded memory address information from the second decoded address storage circuit to the first decoded address storage circuit.








 
 
  Recently Added Patents
Classifying documents using multiple classifiers
Digital photographing apparatus
Signal processing and tiered signal encoding
Battery module
Transaction cost recovery queue management
Vehicle control apparatus
Organic electroluminescence device
  Randomly Featured Patents
Flasher type fish sonar
Commutator forming plate, commutator, motor with commutator and manufacturing the same
Engine airflow system and method
Fishing reel with compensated line storage
Liquid crystal display with main frame comprising a shaft member
Method of producing 2,6-dialkyl- and 2,6-diaralkyl-substituted derivatives of p-cresol
Thrust detecting device of a linear actuator
Oil circuit of continuously variable valve timing device
Human dickkopf-related protein and nucleic acid molecules and uses therefor
Bypass valve