Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multiple access memory device










Image Number 13 for United States Patent #5784331.

A memory circuit has a plurality of data storage locations and an address associated with each data storage location. A first decoded address storage circuit stores a first decoded memory address and outputs the stored first decoded memory address. A second decoded address storage circuit stores a second decoded memory address and outputs the stored second decoded memory address. An address access circuit is coupled to the output of the first decoded address storage circuit and accesses the data storage location associated with the first decoded memory address in response to the first decoded memory address being output from the first decoded address storage circuit. A control circuit is coupled to the first decoded address storage circuit for controlling the transfer of decoded memory address information from the second decoded address storage circuit to the first decoded address storage circuit.








 
 
  Recently Added Patents
Display screen with graphical user interface
Virtual appliance update method
Electrical stimulation lead, system, and method
Gearbox housing
Macrocyclic cysteine protease inhibitors and compositions thereof
Haworthia plant named `AMSTERDAM`
Information recording medium and information processing method for accessing content with license or copyright protection
  Randomly Featured Patents
Catalysts based on carbon supports and use in catalytic deoxidation process
Salts of a polyunsaturated fatty acid and pharmaceutical formulations containing them
Reconfigureable network node
Process for producing zirconium oxide thin films
Rotary electric switch
Solar energy collector and method of making same
Insulation system for winding of electric rotating machines and process of production thereof
Cabinet and undersink drawers
Handle for a massage instrument
Encoding and transmitting variable bit streams with utilization of a constrained bit-rate channel