Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multiple access memory device










Image Number 13 for United States Patent #5784331.

A memory circuit has a plurality of data storage locations and an address associated with each data storage location. A first decoded address storage circuit stores a first decoded memory address and outputs the stored first decoded memory address. A second decoded address storage circuit stores a second decoded memory address and outputs the stored second decoded memory address. An address access circuit is coupled to the output of the first decoded address storage circuit and accesses the data storage location associated with the first decoded memory address in response to the first decoded memory address being output from the first decoded address storage circuit. A control circuit is coupled to the first decoded address storage circuit for controlling the transfer of decoded memory address information from the second decoded address storage circuit to the first decoded address storage circuit.








 
 
  Recently Added Patents
Data storage apparatus, memory control apparatus and method for controlling flash memories
Battery-operated massager and soap dispensing wand
Toy
Active matrix substrate, method for manufacturing same, and liquid crystal display apparatus
Method and CTDevice for computer tomographic spiral scanning of a patient
Implant for performance enhancement of selected transistors in an integrated circuit
Polarization-coupled ferroelectric unipolar junction memory and energy storage device
  Randomly Featured Patents
Sole dryer
Integrated maintenance and materials services for fleet aircraft using aircraft data to improve quality of materials
Load anchor means
Ocular dispenser
Digital signal decoding method and circuit therefor
Optical signal enhancement system
Robe hook
Franking machine
Method of determining a heat treatment and member so treated
Radio reception apparatus and method for detecting reception timing