Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multiple access memory device










Image Number 13 for United States Patent #5784331.

A memory circuit has a plurality of data storage locations and an address associated with each data storage location. A first decoded address storage circuit stores a first decoded memory address and outputs the stored first decoded memory address. A second decoded address storage circuit stores a second decoded memory address and outputs the stored second decoded memory address. An address access circuit is coupled to the output of the first decoded address storage circuit and accesses the data storage location associated with the first decoded memory address in response to the first decoded memory address being output from the first decoded address storage circuit. A control circuit is coupled to the first decoded address storage circuit for controlling the transfer of decoded memory address information from the second decoded address storage circuit to the first decoded address storage circuit.








 
 
  Recently Added Patents
Nitrogen and hindered phenol containing dual functional macromolecular antioxidants: synthesis, performances and applications
Content distribution system, mobile communication terminal device, and computer readable medium
Imaging lens with three lens elements, and electronic apparatus having the same
Digital image processing device and processing method thereof
System for setting programmable parameters for an implantable hypertension treatment device
Backside structure and methods for BSI image sensors
Deflection device for a scanner with Lissajous scanning
  Randomly Featured Patents
Centrifuge filter
Process for assaying the activity of tissue plasminogen activator, and kit suitable for use in said process
Single-ended pseudo-differential output driver
Assembly of flexible metal contact bars for coin-operated path game unit
Portable golf ball cleaner
Printer
Apparatus and method for hooping material to be embroidered
Insulation resistance tester
Method and architecture for detecting random and systematic transistor degradation for transistor reliability evaluation in high-density memory
Ultrasonic visualization and catheters therefor