Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multiple access memory device










Image Number 13 for United States Patent #5784331.

A memory circuit has a plurality of data storage locations and an address associated with each data storage location. A first decoded address storage circuit stores a first decoded memory address and outputs the stored first decoded memory address. A second decoded address storage circuit stores a second decoded memory address and outputs the stored second decoded memory address. An address access circuit is coupled to the output of the first decoded address storage circuit and accesses the data storage location associated with the first decoded memory address in response to the first decoded memory address being output from the first decoded address storage circuit. A control circuit is coupled to the first decoded address storage circuit for controlling the transfer of decoded memory address information from the second decoded address storage circuit to the first decoded address storage circuit.








 
 
  Recently Added Patents
Apparatus and method for evaluating an activity distribution, and irradiation system
Deadline-driven parallel execution of queries
Liquid crystal display device
Unified recovery
Vehicle speed verification system and method
Intelligent and automated code deployment
Thermoplastic resin composition
  Randomly Featured Patents
Cyclonic scrubber with perforated plate distributor
Video cassette player
Universal in-line skate carrier attachment for bicycle racks
Dispersed smectite clay as oil in water stabilizer for skin cleansing liquid composition
High density probe card for testing electrical circuits
Electromagnetic pickup for an electric stringed instrument
Electric toothbrush
Systems and methods for tethered wind turbines
Structures of and methods for forming vertically aligned Si wire arrays
Surface bonded entangled fibrous web and method of making and using