Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multiple access memory device










Image Number 13 for United States Patent #5784331.

A memory circuit has a plurality of data storage locations and an address associated with each data storage location. A first decoded address storage circuit stores a first decoded memory address and outputs the stored first decoded memory address. A second decoded address storage circuit stores a second decoded memory address and outputs the stored second decoded memory address. An address access circuit is coupled to the output of the first decoded address storage circuit and accesses the data storage location associated with the first decoded memory address in response to the first decoded memory address being output from the first decoded address storage circuit. A control circuit is coupled to the first decoded address storage circuit for controlling the transfer of decoded memory address information from the second decoded address storage circuit to the first decoded address storage circuit.








 
 
  Recently Added Patents
Food safety printer
Chromene compound
Load control device
Composite materials comprising aggregate and an elastomeric composition
Potato cultivar F10
Decontamination apparatus and method
Method and system and policy server for guaranteeing data not to be interrupted
  Randomly Featured Patents
Phase shift and amplitude modulator
Lanthionine antibiotic compositions and methods
Generating a service-oriented architecture policy based on a context model
Kerb climbing device
Dual modulator projection system
Circular knitting machine with fabric scanner, and break-away mount for fabric scanner
Modular sliding door grid
Process for the production of acetic acid
Digital data transmission system with adaptive predistortion of transmitted pulses
Yarn winding bobbin