Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multiple access memory device










Image Number 13 for United States Patent #5784331.

A memory circuit has a plurality of data storage locations and an address associated with each data storage location. A first decoded address storage circuit stores a first decoded memory address and outputs the stored first decoded memory address. A second decoded address storage circuit stores a second decoded memory address and outputs the stored second decoded memory address. An address access circuit is coupled to the output of the first decoded address storage circuit and accesses the data storage location associated with the first decoded memory address in response to the first decoded memory address being output from the first decoded address storage circuit. A control circuit is coupled to the first decoded address storage circuit for controlling the transfer of decoded memory address information from the second decoded address storage circuit to the first decoded address storage circuit.








 
 
  Recently Added Patents
Driving apparatus having an optical sensor and a thermal sensor for thermal and aging compensation of backlight module and driving method of backlight module
Reverse mapping method and apparatus for form filling
Method for producing a flexible composite elastomeric polyurethane skin
Process for the production of an acylation catalyst
System for collecting computer application usage data of targeted application programs executed on a plurality of client devices
Systems and methods for providing a collaboration place interface including data that is persistent after a client is longer in the collaboration place among a plurality of clients
Undercabinet plug-in mount
  Randomly Featured Patents
Animal house/coop
Liquid crystal display
Defocused unicell photometer with aspheric zone
Lysimachia plant named `Golden Harvest`
Bacon grill
Sealed orientation feature for a terminal
Electric valve universal retrofit configuration having misalignment correction
Certain 1,3-diphenyl-1,3-propanediones
Mapping logic for controlling loading of the select ram of an error data crossbar multiplexer
Trimmable resistor network providing wide-range trims