Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multiple access memory device










Image Number 13 for United States Patent #5784331.

A memory circuit has a plurality of data storage locations and an address associated with each data storage location. A first decoded address storage circuit stores a first decoded memory address and outputs the stored first decoded memory address. A second decoded address storage circuit stores a second decoded memory address and outputs the stored second decoded memory address. An address access circuit is coupled to the output of the first decoded address storage circuit and accesses the data storage location associated with the first decoded memory address in response to the first decoded memory address being output from the first decoded address storage circuit. A control circuit is coupled to the first decoded address storage circuit for controlling the transfer of decoded memory address information from the second decoded address storage circuit to the first decoded address storage circuit.








 
 
  Recently Added Patents
Client network device and method for adjusting parameters of client traffic windows based on discovery of other network devices
System and method for routing streaming data requests
Method, system and program for securing redundancy in parallel computing system
Antenna for an automobile
Fail-safe upgrading of portable electronic device software
Synchronization of web applications and media
Methods, apparatus, and systems for facilitating control communications between disparate devices
  Randomly Featured Patents
Semiconductor capacitor
Electrical card connector
Bi-material anti-dazzle raster for tubular light sources
Universal dedicated fixture for frame straightening rack
Y-adapter with a sideport radius
Catheter assembly with distal end inductive coupler and embedded transmission line
Pushing-in fiber optic cable driver
Photo-induced micro-mechanical optical switch
Well tree saver
Molded case integrated circuit with a dynamic impedance reducing device