Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Methods and apparatus for using a variant of the Bellman-Ford algorithm that operates with inconsistent constraints
MIME handling security enforcement
Electronic device
Collar with handles
Benzene sulfonamide thiazole and oxazole compounds
Photovoltaic device including an inflexible or a flexible substrate and method for manufacturing the same
Device for pasteurizing a mass of foodstuff
  Randomly Featured Patents
Sheet-metal insulated register box with adjustable elbow fitting
Mutational profiles in HIV-1 protease and reverse transcriptase correlated with phenotypic drug resistance
Optical film with variable angle prisms
Thermal therapy sleeve
Deflectable mounting for upright mast
Method and apparatus for sensing flash memory using delta sigma modulation
Catalyst for isomerizing aromatic C8 cuts
Ticket dispenser
System and method for monitoring gas turbine plants
Cart device and method