Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Cell surface display, screening and production of proteins of interest
Method and system for testing indirect bandgap semiconductor devices using luminescence imaging
Image forming apparatus and control method therefor
Hybrid coatings and associated methods of application
Newly identified human rhinovirus of HRV-C and methods and kits for detecting HRV-Cs
Semiconductor device and manufacturing method
Bipolar junction transistor with a self-aligned emitter and base
  Randomly Featured Patents
Device and use in connection with measure for combating
Noise compensated phase locked loop circuit
Method for relaying information received via a first channel to a second channel and relay apparatus
Two-piece interior trim retainer
Vehicle platform scale
Method and apparatus for multi-display of digital visual interfaces
Semiconductor device, layout design method thereof, and layout design device using the same
Precipitated silicic acid granules
Active donor hand gripper for use in a blood collection apparatus
Rotating fluidized bed combustor