Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Spray drying vancomycin
Memory device, test operation method thereof, and system including the same
TV wall mount
Light emitting device and electronic device
Light emitting device
Interactive program guide systems and processes
  Randomly Featured Patents
Cylinder head gasket
Gear shift mechanism for fishing reel
Lead-free solder alloy
Spatial light modulator
Apparatus and method for allocating resources in an orthogonal frequency division multiple access mobile communication system
Variable cycle gas turbine engines
Steam bar for dry cleaning machine
Exercise machine
Organic acid salt of amlodipine