Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Methods and systems for distributing broadcast messages on various networks
System and method for associating financial transaction data with a user's project data using a portable electronic device
Washing machine
Vehicle and method for controlling vehicle
Wireless updating of hearing devices
Optimizing federated and ETL'd databases with considerations of specialized data structures within an environment having multidimensional constraint
Single integrated circuit configured to operate both a capacitive proximity sensor device and a resistive pointing stick
  Randomly Featured Patents
Structure for an infrared photoelectric device
Controller for diesel engine and method of controlling diesel engine
One button remote control with flashlight
Single component potassium silicate cement for dry gunning
Hydraulic oil well pumping apparatus
(1H-azol-1-ylmethyl) substituted benzotriazole derivatives and pharmaceutical compositions containing them
Card connector
Self-service terminal
Gaseous-solid reaction
Embedded circuits