Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Signal generator
Methods of fabricating semiconductor device
Titanium compounds and complexes as additives in lubricants
Digital broadcast receiver and method for processing caption thereof
Medical injector
Display screen with graphical user interface
LED light source lamp having drive circuit arranged in outer periphery of LED light source
  Randomly Featured Patents
Supplemental restraint system (SRS) anti-theft fastener
Color processing method and apparatus thereof using two-dimensional chromaticity separation
Modifying a firmware variable in an electronic postage meter
Spirobenzofuran lactams and their derivatives, processes for their preparation and use thereof
Parallel-to-serial converting circuit
Commercial detection which detects a scene change in a video signal and the time interval of scene change points
Production of an ophthalmic element adapted for foveal and peripheral vision
Spacer for a helicopter main rotor shaft
Method and system for reducing transient event effects within an electrostatic discharge power clamp
Tool rack