Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Magnetic circuit and speaker using same
Imidazole derivatives used as TAFIa inhibitors
Meat-containing, strip shaped food product and method of making same
Phospholipid-based powders for drug delivery
Wind farm, wind power plant in a wind farm and operating control for this purpose
Combination immunotherapy for the treatment of cancer
Hand-held optical probe based imaging system with 3D tracking facilities
  Randomly Featured Patents
Methods for optical disc sector verification
Vehicle speed measurement apparatus
Universal power adapter/converter
Liquid crystal device and electronic apparatus
Liquid crystal display device
Three dimensional storybook
Electrode having nanofilaments
Method and device for training in the driving of vehicles
Differentiated services using weighted quality of service (QoS)
Method and system for determining P-wave and S-wave velocities from multi-component seismic data by joint velocity inversion processing