Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Electrode composition with enhanced performance characteristics
Polyamide compositions
Launch cable case
System and method for providing dynamic navigation through a property to a selected destination
Methods and apparatus for dynamic identification (ID) assignment in wireless networks
Subband SNR correction in a frequency selective scheduler
Chair structure
  Randomly Featured Patents
Linear guide unit
Discharge valve guide
Rivet setting anvil
Simultaneous polarization and frequency filtering of transmitter and receiver signals in single antenna systems
Method and apparatus for performing direct memory access transfers involving non-sequentially-addressable memory locations
Color separating optical apparatus
Liquid crystal display device including a birefringent filter and a diffractive filter for diffusing the resultant image
Optical disc reproduction method and device, and optical disc manufacturing method
Pharmaceutical preparation containing protein C and a thrombolytically active substance
Direct metal deposition apparatus utilizing rapid-response diode laser source