Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
System and method for organizing, processing and presenting information
Point-of-sale server and method
High sensitivity stress sensor based on hybrid materials
Communication device
Control system for shifting an automatic transmission
Variety corn line LIC7382
Arbitration for memory device with commands
  Randomly Featured Patents
Laser guides for X-ray device
Icon image for a portion of a display screen
Method and apparatus to obtain service capability credentials
Offset hanger
Method of manufacturing a twin well semiconductor device with improved planarity
Fluid conveyance device
Ski boot incorporating a foot securing device
Connecting device
Surface features in microprocess technology