Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Semiconductor device having data bus
System and method for dynamically configuring a serial data link in a display device
MAC structure with packet-quasi-static blocks and ARQ
Visual alert system for set-top box standby mode
Pivot point arm for robotic system used to perform a surgical procedure
Automatic display of resized images
Mechanical pitch shifter
  Randomly Featured Patents
Integrated circuit device having a memory and majority logic
Apparatus for producing superfine particle
Recording apparatus and method having a recording mode which repeatedly records recording data for one line a plurality of times
Retention member for processor module
Device for detecting position and intensity of light and position detecting element to be employed therein
CMOS static memory
Therapeutic targets in cancer
Markers for alternatively activated macrophages
Use of 17-.alpha.-estradiol for the treatment of aged or sundamaged skin and/or skin atrophy
Bipolar junction transistor-based uncooled infrared sensor and manufacturing method thereof