Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Methods and apparatus for clock signal synchronization in a configuration of series connected semiconductor devices
Taxi cab key chain
ZnO green luminescent material and its preparation
System and method for measuring an analyte in a sample
Method for specifying control curve parameters for controlling climatic environmental conditions of climate-controlled enclosed spaces
Cable sheath
Platform for generating electricity from flowing fluid using generally prolate turbine
  Randomly Featured Patents
Method of manufacturing a multilayer printed wire board
Semiconductor device having a second level of metallization formed over a first level with minimal damage to the first level and method
Intelligent window user interface for computers
Semiconductor protection device
Docking station and bottle system
Computer network system and its use for information unit transmission
Sulfate precipitation during oxidative ammonium leach of Cu, Ni, Zn sulfide ores
Technology regression and verification acceptance method
Metal vapor discharge lamp and lighting apparatus capable of stable maintenance of characteristics