Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Electrode assembly with centrally wound separator member
Flip-chip mounting resin composition and bump forming resin composition
Image forming apparatus
Changing a system clock rate synchronously
Spectral sensor for checking documents of value
Negative active material for a rechargeable lithium battery, a method of preparing the same, and a rechargeable lithium battery comprising the same
Method, preprocessor, speech recognition system, and program product for extracting target speech by removing noise
  Randomly Featured Patents
Wetness indicating biodegradable diaper
Thiazolyl alkylaminoethylene compounds
Data exchange unit
Method and apparatus for replacing target zones in a video sequence
Surface configuration of a taillight for a vehicle
Decoy body
Magnetoresistive effect element and magnetic memory device
Mixed cross-section carpet yarn
Method and system for determining movement of an organ or therapy region of a patient
Cargo bottle pack