Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Automatic fixup of network configuration on system image move
Ink, ink jet recording method, ink cartridge, and ink jet recording apparatus
Method and system for distributing ringback files
Systems and methods for reducing narrow bandwidth interference contained in broad bandwidth signals
Combination for composite layered chip package
Bessel beam plane illumination microscope
Signal routing dependent on a loading indicator of a mobile node
  Randomly Featured Patents
Tubular valve device
Measuring instrument
Arteriostenosis inspecting apparatus and ankle-blood-pressure measuring apparatus
Cabinet for blink light
Recovery of C.sub.60 and C.sub.70 buckminsterfullerenes from carbon soot by supercritical fluid extraction and their separation by adsorption chromatography
Electronic pressure reducer or regulator unit for feeding gas, particularly methane or hydrogen, to an internal combustion engine, and gas feeding system including this unit
Method and apparatus for producing iron article and product
Mobile communication system
Method of placing a material transversely on a moving web
Multicylinder rotary compressor