Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
IC layout parsing for multiple masks
Implantable neuro-stimulation electrode with fluid reservoir
Programming of DIMM termination resistance values
Organic light-emitting display with black matrix
Image capturing apparatus, control method thereof, and program
Non-volatile memory cell containing a nano-rail electrode
System and method for browsing tabbed-heterogeneous windows
  Randomly Featured Patents
D.C. machine of type having permanent magnets with auxiliary poles
Apparatuses and methods for changing an intensity distribution of light within an illumination field without distorting the telecentricity of the light
1-Benzoyldibromomethyl-2-methylimidazole as a fungicidal agent
Method of manufacturing a planar buried heterojunction laser
Front panel assembly with identification plate
Protein composition obtained from a muscle source
Thermometry unit
Pressure sensor and method for manufacturing the pressure sensor
Ink jet recording apparatus and ink jet head
Smoke detector test device and method for manufacture