Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Inhibitor of casein kinase 1delta and casein kinase 1E
RPM Controlled Wind Power Generation System
Error scanning in flash memory
File management apparatus and file management apparatus controlling method
Flavonoid dimers and methods of making and using such
System and method for deposition in high aspect ratio magnetic writer heads
Cover panel for frame based door lock
  Randomly Featured Patents
Process for the manufacture of shaped fibrous products and the resultant product
Automatic detection and tracking of multiple individuals using multiple cues
Product carrier with extended port interface
Treatment of corn steep liquor
Dielectric ceramic composition
Road information generating apparatus, road information generating method, and road information generating program
Measurement of motor temperature using a digital encoder
Cleaning implements having structures for retaining a sheet
Multiple stage water clarifier
Seat belt system