Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Vacuum cleaner filter adapter ring
Decoration holder
Nucleic acid-based tests for prenatal gender determination
RFID device using single antenna for multiple resonant frequency ranges
Semiconductor device and manufacturing method thereof
Device for preparing a body fluid for a bacteriological analysis
Reconstruction of deforming surfaces by canceling ambient occlusion and refining 3-D shape
  Randomly Featured Patents
Cellular telephone
Surface pattern applied to a guitar pickguard
Automatic blood-pressure measuring apparatus
Medication management apparatus
Punching machine for cards or paper bands to be used for the control of jacquards, dobbies and the like
Optical nonreciprocal device
Synchronized drive system for a leno selvedge
Apparatus and method for separating ferrous and non-ferrous metal particles suspended in a liquid
Virtual controller for visual displays
Substituted N-(3-hydroxy-4-piperidinyl)benzamides as gastrointestinal agents