Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Catecholic butanes and use thereof for cancer therapy
Aggregating completion messages in a sideband interface
Using storage cells to perform computation
Developing cartridge
Transparent conductive structure
Optical receiver and optical transfer apparatus
Integrated circuit packaging system with an encapsulation and method of manufacture thereof
  Randomly Featured Patents
Speed control unit for a pneumatic rotation motor
Hair tie
Modular telephone jack
Non-aqueous electrolyte compositions and lithium secondary batteries made thereof
Dispensing method and device for delivering material to an eye
Method and system to manage multiple party rewards using a single account and artificial intelligence
Tethered flying circular spinning toy
Control circuit for underground mining equipment
Suspension system for a vehicle including an accumulator
Triangular-shaped ornamental nail clipper with side flap