Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Epoxy composition for encapsulating an optical semiconductor element
Error detection and recovery tool for logical volume management in a data storage system
Duty cycle adjustment of remote illumination source to maintain illumination output
Monitoring activity of a user in locomotion on foot
System and method for optimizing utilization of inventory space for dispensable articles
Piezoelectric speaker and method of manufacturing the same
Control system of substrate processing apparatus, collecting unit, substrate processing apparatus and control method of the substrate processing apparatus
  Randomly Featured Patents
Slide action veterinary implanter
Fishing line signal device
Electrodeposition of indium-thallium shape memory alloys
Polymerizing alkylene oxide with phospazen (IUM) crosslinked polymer
Cover arrangement, especially for vehicles
Hydrotherapy tub
Controlled-release pharmaceutical preparation comprising an ACE inhibitor as active ingredient
Octadecyl-[2-(N-methylpiperidino)-ethyl]-phosphate and a process for its preparation
Mass flow controller apparatus
Surface analyzing apparatus with anti-vibration table