Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Toy track intersection component
Systems and methods for simultaneously configuring multiple independent backups
MEMS autofocus actuator
Methods and compositions to treat and detect misfolded-SOD1 mediated diseases
Display for gloves
Apparatus and method for discharging capacitor of input filter of power supply, and power supply including the apparatus
Security patch update processor
  Randomly Featured Patents
Switching magnet for a high pressure pump
Morpholinoalkylthiopyridazine compounds
Safe & arming devices for rocket warheads and projectiles
Aerotumbling missile
Method for reducing the work of breathing
Electrical contact arrangement having a first and a second contact piece
Etch chamber
Method of controlling particulate flowback in subterranean wells and introducing treatment chemicals
Automated method to remove false echoes due to solar interference
Stimulating cell growth