Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Systems and methods for unchoked control of gas turbine fuel gas control valves
Remotely provisioned wireless proxy
Vehicle front fender
Supporting multiple channels of a single interface
Emergency whistle, flashlight, and compass
Support member, rotation device comprising such a support and rolling bearing assembly including such a detection device
Automated user interface adjustment
  Randomly Featured Patents
Method and system for performing a location registration
Conductive polyphenylene ether-polyamide blend
Method for monitoring turbo pump operation in an ion implantation apparatus
Aluminum alloy sheet for lithographic printing plate and method of producing the same
Tube and fitting assembly and method of making same
Optical card, a card holder and an apparatus for recording, reproducing and erasing information on and from the optical card
Substituted dioxamic acid esters
Neonatal colorimetric carbon dioxide detector
Back therapy device
Method of recording cinematographic images from an electric signal produced by scanning image sequences to be displaced and device for carrying out this method