Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Method for execution upon processing of at least one histological sample
Methods for predicting cardiac toxicity
Center spreader adapter tool for toilet paper rolls and paper towel rolls that do not have inner cardboard tubes
2-aryl-4-quinazolinones and their pharmaceutical compositions
Wide viewing angle indicators for network devices
  Randomly Featured Patents
Scanned x-ray selective imaging system
Methods of reducing angiogenesis
Method for preparing diaryl carbonates employing hexaalkylguanidinium halides
Security protected non-access stratum protocol operation supporting method in a mobile telecommunication system
Microbial cleavage of organic C-S bonds
Apparatus for and program of processing audio signal
Composition and method for removing a substance from a finished surface
Liner with natural grass tuft
Overriding constructors to provide notification in order to detect foreign code
Method and system for compression of logical data objects for storage