Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Method for delivering a volatile material
Display screen with graphical user interface
System and method for optimizing use of plug-in air conditioners and portable heaters
Recombinant vectors for use in position-independent transgene expression within chromatin
Sealed, waterproof digital electronic camera system and method of fabricating same
Providing policy-based operating system services in an operating system on a computing system
Silicone hydrogel, lens for eye and contact lens
  Randomly Featured Patents
Undergarments with invisible strap
Frameless chair
Magnetic material for high frequencies
Method, device, and system for pre-authentication
Control levers
Optical recording apparatus
Inclined rack and spiral radius pinion corkscrew machine
Vehicle bumper garnish
Golf wood clubhead
Systems and methods for distributing I/O in a semiconductor device