Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Image forming apparatus having exhaust fan
Sparse data compression
Food safety printer
Portion of a display panel with an ambiguous facial expression icon
Social community generated answer system with collaboration constraints
Plastic floor-wall transition methods, materials, and apparatus
  Randomly Featured Patents
Process for the manufacture of yeast glycan
Anti-arthritic use of interleukin-1 proteins
Desk lamp
System and method for cross-platform applications on a wireless phone
Nucleic acids encoding cold sensitive mutant DNA polymerases
Game device
Method for forming bumps on under bump metallurgy
Preparation of hexaalkylcyclotrisilthiane
Method and apparatus for dynamically formatting and displaying tabular data in real time
Method of treating textiles