Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Integrating map-reduce into a distributed relational database
Image display device and method of changing first EDID with second EDID wherein the second EDID information is compatible with image display device
Electron beam manipulation system and method in X-ray sources
Cooling method and device for cooling a medium-voltage electrical installation in a protective sheath
Methods and systems for identifying and changing resolutions to cause an aspect ratio of a printed image to match an aspect ratio of image data
Computer system for routing package deliveries
Asynchronous task execution
  Randomly Featured Patents
Catalyst for selective production of para dialkyl substituted benzenes
Process and apparatus for efficient spray coating
Safety halter
Memory cell comprising a floating body, a channel region, and a diode
Information handling system display device and methods thereof
Non-newtonian fluid (NNF) filled cable and method
Using mobility statistics to enhance telecommunications handover
Air purification and temperature controlling system and method
Blister pack for pharmaceuticals
Contrast media for ultrasonic imaging