Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Device in a system operating with CAN-protocol and in a control and/or supervision system
Transferring a document
Illumination apparatus
Display module
Solid-state imaging apparatus and imaging system
Apparatus and method for encoding/decoding signal
  Randomly Featured Patents
Low noise, long integration time acquisition for radiation detectors
Method for partially annealing the sidewall of a container
Level sensing
Method of performing feedback load reduction and related communication device
License plate frame
Multi-material ripper tip
Soybean cultivar S030155
Hydrogen separation process using mixed oxide ion/electronic/hydrogen atom conducting membranes
Air table handball game apparatus
Method of concentrating alkali hydroxide in three compartment hybrid cells