Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Method and system for Bluetooth low power link layer connection setup
Method and apparatus for wireless communication in a mesh network with central control of communication relationships
Mobile terminal and method for displaying information
Method and system for detecting target objects
Electric vehicle supply equipment having a socket and a method of charging an electric vehicle
Resistive memory element sensing using averaging
Method and system for modularized configurable connector system for ethernet applications
  Randomly Featured Patents
Method and apparatus for recovering an image in a video telephone system
Glucagon analogs with serine replacements
Layered sensor for determining an analyte concentration
Damper for hydraulic clutch actuator
Method of forming an integrated optical polarization grid on an LCD substrate and liquid crystal display manufactured to include the grid
Coloured particles for electrophoretic displays
Optical smoke detector
Correction tape
.alpha.-phenoxy-alkanols, their methods of preparation and their applications