Resources Contact Us Home
Method and apparatus for biasing cache LRU for prefetched instructions/data based upon evaluation of speculative conditions

Image Number 10 for United States Patent #5774685.

The computer processing unit of the present invention includes a new prefetch instruction, referred to as an STOUCH instruction, which provides the capability to encode compile-time speculations associated with the conditional branches between the time the prefetch request is initiated and the time the prefetched data is actually needed. As a result of this explicit communication of compile-time speculations to the run-time hardware, prefetched lines based on invalid speculations can be discarded earlier, whereas, prefetched lines based on valid speculations can be retained longer in the cache, leading to better cache performance.

  Recently Added Patents
Mechanism for visible users and groups
Expandable mobile device
Milk frother
Method and apparatus for providing charging status information to subscriber of communication service
Semiconductor memory device, test circuit, and test operation method thereof
Method of patterning color conversion layer and method of manufacturing organic EL display using the patterning method
Synthetic bone grafts
  Randomly Featured Patents
Inhibitors of syk and JAK protein kinases
Iron-containing compositions and method for treating cancer
Strobe light control circuit and IGBT device
Shaft sealing system with lip and labyrinth seals
Door hinge paint mask
Emergency session request handling in a network
Alarm for a livestock trailer and method of use thereof
Wrist mechanism of industrial robot
Knitting machine with rocking knock-over bits, and method of knitting therewith
Acoustic stimulation tool with axial driver actuating moment arms on tines