Resources Contact Us Home
Voltage generation circuit that can stably generate intermediate potential independent of threshold voltage

Image Number 12 for United States Patent #5757225.

A voltage generation circuit includes: a first MOS transistor connected between a first power supply node and an output node, and operating in a source follower mode; a second MOS transistor connected between the output node and a second power supply node, and operating in a source follower mode; and a voltage generation section using a voltage on a third power supply node having a level greater than two times a voltage from the output node and a voltage VBB on a fourth power supply node receiving a voltage lower than a measurement reference voltage of the voltage of the output node for generating and providing to the gates of the first and second MOS transistors first and second voltages of predetermined voltage levels. The voltage generation circuit can generate a voltage of a predetermined level stably even at power supply voltage with low power consumption.

  Recently Added Patents
(Meth)acrylic resin composition, imidized (meth)acrylic resin composition, and film obtained by molding them
Method for automatically estimating inertia in a mechanical system
Multi-state DC-DC converter having undirectional switches
Light emitting device
Touch sensing technology
Method and apparatus for communication channel error rate estimation
Image forming apparatus, control method of image forming apparatus, and storage medium
  Randomly Featured Patents
Drawer made of plastic
Bone plate bender system
Bumpless flip chip assembly with solder via
Multi-cyclone dust separating apparatus
Method and apparatus for folding continuously fed web in two
Method of operating a plasma reactor chamber with respect to two plasma parameters selected from a group comprising ion density, wafer voltage, etch rate and wafer current, by controlling cham
Flow failure detector
Method of forming semiconductor thin film of group III nitride compound semiconductor.
Method of testing semiconductor devices and handler used for testing semiconductor devices
Types-based, lossy data embedding