Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
(4936
Peered proctoring
Device and method for generating soft tissue contrast images
Card reader device
Management of temporal data by means of a canonical schema
Systems and methods for providing power and data to lighting devices
Computer implemented apparatus for generating and filtering creative proposal
  Randomly Featured Patents
Light box
Optical apparatus capable of performing a panoramic photographing
Method and an apparatus for mixing compressed video
Method and apparatus for production of spin-polarized medical-grade xenon .sup.129 gas by laser optical pumping
Method for forming graphic database and system utilizing the method
Spool support assembly for the optical fiber of a laser module
Low-power integrated-circuit signal processor with wide dynamic range
Printed circuit board for an injection molding apparatus
Baghouse with double pass traveling purge head
Semiconductor memory integrated circuit