Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Method and apparatus for power management control of an embedded memory having sleep and shutdown features
Permanent magnet axial field zeeman slower
Bandpass filter and radio communication module and radio communication device using the same
Flexible pouch
Method and apparatus for transmitting and receiving a signal in a communication system
Bioreactor device, and method and system for fabricating tissues in the bioreactor device
Plants and seeds of hybrid corn variety CH817100
  Randomly Featured Patents
DNA methylation gene from plants
Quantum resonance analytical instrument
Steering control apparatus
Apparatus and method for removing metallic contamination from fluids using silicon beads
Blow molding method and apparatus for forming squeezable plastic container
Method for producing a stamped substrate
Memory randomization for protection against side channel attacks
Curable compositions comprising an epoxidised unsaturated polyester and mineral fillers
Network address translation gateway for networks using non-translatable port addresses
V-belt for clutching drive applications