Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Display system with mounting assemblies and associated methods
Bull stationery tab
Memory system with data line switching scheme
Polymers
Simultaneous wafer bonding and interconnect joining
Statistical information collection from one or more device(s) in storage communication with a computing platform
Handling errors in a data processing system
  Randomly Featured Patents
Tubular clamp apparatus for top drives and methods of use
Apparatus for bulk production of carbon fibers
Heliport and civil engineering/building material
Apparatus for controlling electrical power in a data processing system
Wire compensator for a wire driving window regulator
Training device for swing development
Duct tap with a crimped end
Efficient synthesis of morphine and codeine
Multiple tuned high power bass reflex speaker system
Continuous strip coating control methods