Resources Contact Us Home
Floating gate type non-volatile semiconductor memory device

Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.

  Recently Added Patents
Translating user input in a user interface
Organizing and managing a memory blade with super pages and buffers
Vehicle cowl cover
Protein matrix vaccines and methods of making and administering such vaccines
Knitwear with a perforated structure and method for producing said knitwear
Localization of peer to peer traffic
Coupled mass-spring systems and imaging methods for scanning probe microscopy
  Randomly Featured Patents
Combined electromagnetic and optical communication system
Vehicle driving assist apparatus and method
Power cable having an extensible ground check conductor
Food storage cooler
Hand operated impact implement having tuned vibration absorber
Printing apparatus, and a control method for resetting the printing apparatus
End cap for door edge guard
Plant for the combustion of particulate fuel in a fluidized bed
Self-aligned phase-shifting mask