Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Direct chemical vapor deposition of graphene on dielectric surfaces
Fixture for camera attachments
Systems and methods for managing fleet services
Driving support device, method, and program
Hemostatic devices and methods of making same
Support for a parameterized query/view in complex event processing
Data processing system, data processing method, and image forming apparatus
  Randomly Featured Patents
Organopolysiloxane composition for the formation of a cured release film
Fibres and filaments of polyarylene sulphides
Method of establishing a profitability model related to the establishment of a wind power plant
Gestation stall divider
Method for producing steering wheel to which liquid pressure transfer print is applied
Method for oxygen regulated production of recombinant staphylokinase
Client device, information processing system and associated methodology of accessing networked services
Method and apparatus for providing tailored excitation as in Fourier transform mass spectrometry
Semitransparent flexible thin film solar cells and modules
Gas assisted injection molding apparatus utilizing sleeve and pin arrangement