Resources Contact Us Home
Floating gate type non-volatile semiconductor memory device

Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.

  Recently Added Patents
Visual universal decryption apparatus and methods
System and method for performing image correction
Apparatus and method for sterilizing vessel with electron beam
Antenna tuning on an impedance trajectory
Single-wavelength correction method for luminescent homogeneous biological assay
Collaborative system for capture and reuse of software application knowledge and a method of realizing same
Method of providing user-tailored entertainment experience at hospitality location and hospitality media system thereof
  Randomly Featured Patents
Metal framing member and method of manufacture
Agrochemical formulations
Magnetic head for perpendicular recording and magnetic disk storage apparatus mounting the head
Short circuit protection circuits and methods
Apparatus and method for transmitting multimedia frame in broadcast system
Surface-activation of semiconductor nanostructures for biological applications
Hard coatings for mechanically and corrosively stressed elements
Method and system for implementing time synchronization in local area network (LAN)
Magnetic pole structure having aternate poles extending from a point of bases, for a rotary electric machine
Managing server load by varying responses to requests for dynamically-generated web pages