Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
System and method for browsing tabbed-heterogeneous windows
Distortion compensation device, distortion compensation method, and radio transmitter
Maltol ether processes and intermediates
Low-staining room temperature curable coating composition
Method and system of extending battery life of a wireless microphone unit
Circuit arrangement for a piezo transformer, and method therefor
High order continuous time filter
  Randomly Featured Patents
Food product
Coaxial connecting device
Virtualised interface functions
Combined mode hydrostatic transmission
Device and method for selecting opcode values with maximum hamming distance to minimize latency and buffering requirements
Gels of nonpolar liquids with N-acyl amino acids and derivatives thereof as gelling agents
Method and system for tidal energy storage and power generation
Variable valve device of internal combustion engine and controller therefor
Apparatus and method for sealing a tube joint
Anthurium plant named `Candy Love`