Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Nano-pigment inkjet ink composition that has a low odor and is environmentally-friendly
Binder for secondary battery providing excellent adhesion strength and cycle property
Monitoring device, monitoring method and non-transitory computer readable medium
Illuminating waveguide fabrication method
Communication system
AC/DC converter
Control apparatus for autonomous operating vehicle
  Randomly Featured Patents
Method and device for defrosting heat exchanger without impairment of its heat exchange efficiency
Method of replacing a playfield of a pinball machine
Multi-mode layered decoding
Method for classifying leukocytes and a reagent used therefor
Impatt diode
Electrostatic discharge (ESD) protection circuits, integrated circuits, systems, and operating methods thereof
Means for connecting a brake rod to the lever arm of an automatic slack adjuster
Semiconductor element
Labeled security seal
Integrated circuit device having input/output electrostatic discharge protection cell equipped with electrostatic discharge protection element and power clamp