Resources Contact Us Home
Floating gate type non-volatile semiconductor memory device

Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.

  Recently Added Patents
Imaging device
Organic metal complex and its use in organic electroluminescent device
Prodrugs of [4 [4-(5-Aminomethyl-2-fluoro-phenyl)-piperidin-1-yl]-(1H-pyrrolo-pyridin-yl- )-methanones and synthesis thereof
Temporal document trainer and method
Automatic misalignment balancing scheme for multi-patterning technology
Projection-type video-image display apparatus
Method of and apparatus for recording motion picture, which generate encoded data with higher compression efficiency using a motion vector similarity
  Randomly Featured Patents
System and method for manufacturing liquid crystal micro displays
Water filled orthopedic chair
Diffraction compensation of FBG phase masks for multi-channel sampling applications
Controllable pre-distortion for transmitter circuitry on programmable logic device integrated circuits
Method of controlling an ink ribbon moving speed in a dot line printer
Method for manufacturing fullerene derivatives
Covering part, in particular for sheet-metal supporting parts in motor vehicles
Pipelined packet switching and queuing architecture
Electronic circuit board with internal optically transmissive layer forming optical bus
Conveyor belt made of carbon or ceramic fibers