Resources Contact Us Home
Floating gate type non-volatile semiconductor memory device

Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.

  Recently Added Patents
Charge pump circuit and power-supply method for dynamically adjusting output voltage
Peered proctoring
Quantitative oxygen imaging systems and methods using echo-based single point imaging
Cooling method and device for cooling a medium-voltage electrical installation in a protective sheath
Electronic component and a system and method for producing an electronic component
Mobile browser context switching
Power control arrangement for long term evolution time division duplex method and apparatus
  Randomly Featured Patents
Torque wrench whose torque values can be adjusted easily and quickly
Method and apparatus for coating a food product casing
Heel and sole for shoe
Battery housing for a portable telephone
TFT matrix liquid crystal display with compensation capacitance plus TFT stray capacitance constant irrespective of mask misalignment during patterning
Radiation pyrometer system
Low leakage current LED drive apparatus with fault protection and diagnostics
Deployment tool for well logging instruments conveyed through the interior of a pipe string
Data coding for enforcing constraints on ones and zeros in a communications channel
Variable delay circuit, variable delay circuit controlling method, and input/output circuit