Resources Contact Us Home
Floating gate type non-volatile semiconductor memory device

Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.

  Recently Added Patents
System and method for stranded file opens during disk compression utility requests
Eye therapy system
Sense-amplifier monotizer
Pattern generation method and pattern generation program
Digital camera supporting intelligent self-timer mode and method of controlling the same
Image forming apparatus, control method and computer-readable medium for stopping a print job during printing by a printer
High damage threshold frequency conversion system
  Randomly Featured Patents
Light source having phosphor including divalent trivalent and tetravalent elements
Inkjet ink compositions
System and method for key escrow encryption
VSB reception system with enhanced signal detection for processing supplemental data
Compositions and methods of treatment for alleviating premenstrual syndrome symptoms
Device for actuating a sliding closure applied to a vessel containing a molten metal
Distributed fault management architecture
Electromagnetic relay
Micro electro mechanical system device
Image forming apparatus and image forming method