Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Mechanism for packet forwarding using switch pools in flow-based, split-architecture networks
Resistive random access memory and method for manufacturing the same
Processes for preparing stressed semiconductor wafers and for preparing devices including the stressed semiconductor wafers
Image processing device, display system, electronic apparatus, and image processing method
Method and system for validating video apparatus in an active environment
Piezoelectric acoustic transducer
Multi-direction slot machine pay lines
  Randomly Featured Patents
GTL to CMOS level signal converter, method and apparatus
Semiconductor memory device
Towel bar post
Testing system for solar cells
Focus spot detection method and system
Orientation detector of sources emitting radioactive radiation
Waferized power connector
Improved process for the purfication of synthetic oligonucleotides
Data storage cartridge and drive with an interlock
Continuous loop tape cartridges