Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Virtual physician acute myocardial infarction detection system and method
Light-reflective anisotropic conductive paste and light-emitting device
System for determining movement properties of a guided vehicle
Switching device and electronic apparatus using the same
Fabrication of high gradient insulators by stack compression
LO generation with deskewed input oscillator signal
Display apparatus, a method for a display control, and program
  Randomly Featured Patents
Liquid crystal display device
Cell line and screening method with the use of the same
Solar surf board
Measuring method of a wide range level and an apparatus thereof
Exhaust gas recirculator devices
Workpiece holding and rotating device
Method and apparatus for intramural delivery of a substance
Filter apparatus for use with a water tank
On-chip logic to support compressed X-masking for BIST
Dual-channel real-time communication