Resources Contact Us Home
Floating gate type non-volatile semiconductor memory device

Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.

  Recently Added Patents
6-O-substituted benzoxazole and benzothiazole compounds and methods of inhibiting CSF-1R signaling
Formation of a masking layer on a dielectric region to facilitate formation of a capping layer on electrically conductive regions separated by the dielectric region
Color LED display device without color separation
Systems and methods for programming an RFID reader
Network fault detection
Method of adenoviral vector synthesis
Method and apparatus for filter-less class D audio amplifier EMI reduction
  Randomly Featured Patents
Hybrid cascading lubrication and cooling system
Extended foil capacitor with radially spoked electrodes
Speed control mechanism for model cars
Location sensing system and method for mobile communication system
Variants of the fiat-shamir identification and signature scheme
Air conditioner
Chlamydomonas EPSPS chloroplast transit peptide (CTP) and expression cassettes and transgenic plants utilizing the CTP
Adjustable length golf putter with self locking design
Conduit locator
Digitally controlled audio amplifier with voltage limiting