Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Dry-cooling unit with gravity-assisted coolant flow
Electronic circuit having shared leakage current reduction circuits
Stock analysis method, computer program product, and computer-readable recording medium
Method and apparatus for band switching in wireless local access network
Optical article including an antireflecting coating having antifog properties and process for making same
Security patch update processor
LED light source lamp having drive circuit arranged in outer periphery of LED light source
  Randomly Featured Patents
System and method for on-board diagnostics of memory modules
Ricin-like toxins for treatment of cancer
Blood circulation auxiliary device using continuous blood flow pump and diagnosis device for blood circulation state in organism
System that provides replenishment service for power sources used by mobile devices
Belt-carrying tool holder
Clock supply circuit having adjustment capacitance
Luer valve adapter with expandable end
Flush toilet for a dog
Watch clasp
Dental mirror with endodontic file measuring surface