Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Phase-change memory device having multiple diodes
Hybrid fin field-effect transistor structures and related methods
Television receiver
Solar powered charging shelter and system and method thereof
Methods of saccharification of polysaccharides in plants
Launch cable case
Artificial engine sound control unit, approaching vehicle audible system, and electric vehicle having them
  Randomly Featured Patents
Method of producing polishing pad-use polyurethane foam and polyurethane foam
Method and apparatus for operating polyphase DC motors
Glass for a light filter and light filter
Preparation of nickel black
Devices and methods for providing stimulated raman lasing
Modified microorganisms and uses therefor
Reference voltage circuit for differential analog-to-digital converter
Image forming method comprising electrostatic transfer of developed image and corresponding image forming apparatus
Active matrix device including thin film transistors
Fatty alcohol mixtures and ethoxylates thereof showing improved low-temperature behavior