Resources Contact Us Home
Floating gate type non-volatile semiconductor memory device

Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.

  Recently Added Patents
Molten alloy solidification analyzing method and solidification analyzing program for performing the same
Sperm factor sequences
Asset control in location tracking system
Optical channel transport unit frames transmission having interleaved parity
Multifunction switch for vehicle having lighting module
Scalable pixel coverage function-map
Clothing fastener accessory
  Randomly Featured Patents
Multiple ball caddie
Combined housing and air pump
Designer ubiquitin ligases having a non-cleavable SNAP25 domain and E3-ligase domain
Method of improving data retention ability of semiconductor memory device, and semiconductor memory device
Gaming units with an enhanced group bonus round
Manufacturing of a low-noise mos device
Method for the colorimetric determination of the cyanide concentration of aqueous solutions
Thermal transfer sheet, image-printed material and recording method
Device and method for testing motherboard
Wall-mounted receptacle adapter