Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Maize hybrid X95C359
Secure authentication systems and methods
Light fixture
Image processing system, image processing apparatus and method for controlling the same
Memory device including transistor array with shared plate channel and method for making the same
Plurality of reaction vessels with lids
Workload interference estimation and performance optimization
  Randomly Featured Patents
Cigarette lighter with a built-in battery checker
Systems and methods for calculating a distribution
Fluid treatment system
Gaming device having a bonus round with a win, lose or draw outcome
Driving circuit for piezoelectric bi-morph
Image pickup apparatus with frame addition
Eddy current brake system
Sinterable mass for producing workpieces of alloy steel
Method of forming connector structure for a ball-grid array
Closure assembly