Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Semiconductor device
System and method for reducing antivirus false positives
Undercabinet plug-in mount
Methods and systems for automated backups and recovery on multi-os platforms using controller-based snapshots
Low latency interrupt collector
Digital fine delay processing
Systems and methods for controlling registration of advancing substrates in absorbent article converting lines
  Randomly Featured Patents
Fluorine process for cleaning semiconductor process chamber
Floating bitline timer allowing a shared equalizer DRAM sense amplifier
Vacuum switch including shield and bellows mounted on electrode support structure located in electrode circumferential groove
Remote control system and method for vehicle
Portable liquid crystal game device
Method and a system for controlling a vehicle
Retractable propulsion apparatus for cardboard box printing machine
Method for the microbiological conversion of steroids
Slow square wave modulated gyromagnetic resonance spectrometer for automatic analysis and process control
Apparatus for controlling data voltage of liquid crystal display unit to achieve multiple gray-scale