Resources Contact Us Home
Floating gate type non-volatile semiconductor memory device

Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.

  Recently Added Patents
System and method of error reporting in a video distribution network
Methods and systems for assessing sales activity of a merchant
Garden tool handle
Method for eliciting an immune response to human telomerase reverse transcriptase
Apoptosis inductor extracted from potato, potato foodstuff containing the inductor, and processed product thereof
Image reading apparatus, image reading method and program
Maize hybrid X08B748
  Randomly Featured Patents
Rail anchoring
Handcuff shield
Fluid injection nozzle
Apparatus for supercritical cleaning
Power supply architecture for controlling and monitoring isolated output modules
Booklet maker with flexible gate upstream of crease rolls
Electrical connection in OLED devices
Lamp with adjustable arm
Temperature sensing of flowing liquid
Photographic film measurement with interchangeable light guiding modules