Resources Contact Us Home
Floating gate type non-volatile semiconductor memory device

Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.

  Recently Added Patents
Low temperature pressure chamber unit, magnetic resonance device with a low temperature pressure chamber unit, and an attachment method to attach at least one add-on unit to an external housin
Molecular sieve
Interaction analysis and prioritization of mobile content
Fan guide
Electronic device including predicted frequency error estimation of a voltage controlled oscillator and related methods
High electron mobility transistor and manufacturing method thereof
High porosity ceramic honeycomb article containing rare earth oxide and method of manufacturing same
  Randomly Featured Patents
Dual damascene copper process using a selected mask
Lip strengthening device
Modular mailing machine
Electric saw
Method of making the same electric slider
Quick teeth bucket attachment
Print medium for inkjet web press printing
Monoaryl thallium III perchlorates and their preparation
Method and apparatus for predictively providing an uplink communication resource
Rolling bearing and cage for such a bearing