Resources Contact Us Home
Floating gate type non-volatile semiconductor memory device

Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.

  Recently Added Patents
Data management tool
Cable preparation tool
Display stand for a mobile tablet computer
Plants and seeds of hybrid corn variety CH089600
Method for selective deposition of a semiconductor material
Disk drive with a subset of sectors with reduced write-to-read gap
Memory device and semiconductor device
  Randomly Featured Patents
Electrostatic breakdown protection circuit
Pilfer prevention device
Production of detergent range alcohols and ketones using porphyrin catalysts
Louvered blind structure, more particularly for double-glazed sealed window unit
Writing instrument
Athletic pants with integral knee support
Broadcast receiver system
Method and apparatus for trench and via profile modification
Projection-type headlight having reduced color fringes