Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Anti-fake battery pack and identification system thereof
Techniques for determining optimized local repair paths
Tropoelastin derivatives
Method of and apparatus for evaluating an optimal irradiation amount of an electron beam for drawing a pattern onto a sample
Curved structural part made of composite material and a process for manufacturing such a part
Architectural panel with natural fossil spade leaf embossed surface
Method to trace video content processed by a decoder
  Randomly Featured Patents
Compositions of poly(phenylene ether) resins and naphthalate polyester resins
Input protection circuit
Using a data mining algorithm to generate format rules used to validate data sets
Apparatus for cutting off a pair of slide fastener stringers
Modular system for constructing platform and shelving structures
Slurry coating system
Distributing software via distribution files
Registering for and retrieving database table change information that can be used to invalidate cache entries
Driving system for elevator
Design method for WDM optical networks including alternate routes for fault recovery