Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Packaging for socks
Wireless subscriber managing storage of HARQ packets
Light-emitting device, film-forming method and manufacturing apparatus thereof, and cleaning method of the manufacturing apparatus
Bamboo scrimber and manufacturing method thereof
Shoe
Cross-platform cloud-based map creation
Network attachment for IMS systems for legacy CS UE with home node B access
  Randomly Featured Patents
Microdisplay
Test tube assembly for serum separation
Chasuble
Cam actuated caliper brake assembly
Hydrogen gas supply system for hydrogen engine
Display case for miniature sports headgear
Fused heterocyclic compounds useful as kinase modulators
Replaceable rigid cast with integral fasteners
Hinge assembly, hand tool and pliers
Method of producing splines on a shaft