Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Fast base station switching method and system, and hierarchical zone-based fast handoff approach
Deposition apparatus and method for manufacturing organic light emitting diode display using the same
Multi-wired antenna for mobile apparatus
Portable electric circular saw
Modular authoring and visualization of rules using trees
Pressure-applying member, fixing device, and image forming apparatus
Electric vehicle supply equipment having a socket and a method of charging an electric vehicle
  Randomly Featured Patents
Vending machine housing
Client/server system and button updating method for client application
Portable pick-proof deadbolt attachment
Recovery of polyamides from composite articles
Integrated cable connection and shifter housing
Subsurface thermal gradient spectrometry
Tow mode harmonic and nonharmonic phase detector
Method and apparatus for receiving a digital audio broadcasting signal
Cooling roll, ribbon-shaped magnetic materials, magnetic powders and bonded magnets
Combustion chamber design for propellant charges and power adjustment means