Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Maltol ether processes and intermediates
Food safety printer
Process for the production of electric energy by the excitation and capture of electrons from ground or water sources
Profile and template based dynamic portable user workflow
Information display device and program storing medium
Integrated circuit packaging system with an integral-interposer-structure and method of manufacture thereof
Positive electrode active material for nonaqueous electrolyte secondary battery
  Randomly Featured Patents
Device and method for repairing a memory array by storing each bit in multiple memory cells in the array
Screw tight tube vice frame
Articulated robot arm and method of moving same
Ultrasonic flow measuring method
Method and apparatus for matching projects and workers
System and method for efficiently mapping heterogeneous objects onto an array of heterogeneous programmable logic resources
Limit switch
Image object ranking
Image forming method
Trailer door lock cover