Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Selecting modulation and coding scheme in the presence of interference
Case for electronic device
Triazolylphenyl sulfonamides as serine/threonine kinase inhibitors
Display device and method of repairing display device
Method of manufacturing touch panel
Front face of a vehicle wheel
Modulation of TIM receptor activity in combination with cytoreductive therapy
  Randomly Featured Patents
States matrix for workload management simplification
Display strip
Rotary kite
Golf ball with negative hardness gradient core
Integrated digital platform
Fitness for use of fiberglass insulation
Rapid setting adhesive and method of its use
Folding joint for interconnecting elongate members
Game controller having a stepping exercise platform and a sliding platform
Balloon catheter