Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Systems and methods for providing power and data to lighting devices
Managing and collaborating with digital content
Feature management of a communication device
Bull stationery tab
Biological analysis arrangement and approach therefor
Light emitting device power supply circuit, and light emitting device driver circuit and control method thereof
Dithering method and apparatus
  Randomly Featured Patents
Prevention and treatment of mycoplasma-associated diseases
1,2,3,6-tetrahydropyridine derivatives useful for improving cerebral blood circulation
Scraper assembly for ground tillage implement discs
Offset calibration system and method for a high gain signal channel
Fusion pumped light source
Interferometer for the real time display of deformations of vibrating structures
System and method for client-side authenticaton for secure internet communications
Bracelet
Semiconductor integrated circuit device and method of manufacturing involving the scale-down width of shallow groove isolation using round processing
Method for predicting temperature and test wafer for use in temperature prediction