Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
Wireless subscriber managing storage of HARQ packets
System for encrypting and decrypting a plaintext message with authentication
Container
Dynamic trunk distribution on egress
Optical imaging device and imaging method for microscopy
Auto-provisioning of network services over an Ethernet access link
Gaze tracking password input method and device utilizing the same
  Randomly Featured Patents
Multi-display device
Wine glass cork cage ornament
Remote control game system with selective component disablement
High carbon content liquid fuels
Self-optimizable code with code path selection and efficient memory allocation
Constant temperature light emitting diode lighting system
Orifice fitting for a gas pressure differential-measuring system
Switch adapter mechanism
Neck of a musical instrument
Process of forming a vehicle bed