Resources Contact Us Home
Floating gate type non-volatile semiconductor memory device

Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.

  Recently Added Patents
Platform for generating electricity from flowing fluid using generally prolate turbine
Encoding digital content based on models for predicting similarity between exemplars
Method and system to generate finite state grammars using sample phrases
Control apparatus for autonomous operating vehicle
Compression molding method and reinforced thermoplastic parts molded thereby
Information processing apparatus and power supply controlling method
Context data in UPNP service information
  Randomly Featured Patents
Steam generation system mass and feedwater control system
Shift by wire shifting device for an automatic transmission of a motor vehicle
Longitudinal sealing device for an optical cable core
Method for producing homopolymers or copolymers of propene
Apparatus for detecting foreign objects in the distributor of a cigarette maker
Device and method for determining target value of controllable variable associated with vehicle running state
Capacitive touch system and data transmission method in a capacitive touch system
Glass substrate processing device using laser beam
Enhanced efficacy antiperspirant compositions containing strontium or calcium
Liquid-crystalline medium