Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Floating gate type non-volatile semiconductor memory device










Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.








 
 
  Recently Added Patents
VGPU: a real time GPU emulator
Signal processing device, signal processing method and program
Charged particle beam apparatus
Lighting fixture
Process for the production of an acylation catalyst
Method and apparatus for reacquiring lines in a cache
Center spreader adapter tool for toilet paper rolls and paper towel rolls that do not have inner cardboard tubes
  Randomly Featured Patents
Optical disk apparatus
Fan-folded stock material for use with a cushioning conversion machine
Writing device with spaced walls and sliding valve
Dual on-chip and in-package clock distribution system
Gallium phosphide photodetector having an as-grown surface and producing an output from radiation having energies of 2.2 eV to 3.8 eV
Device for attaching a flexible linear element to an inflatable tube of an inflatable craft
Thermoplastic polymer composition
Flexible steering wheel heat shield
Artificial joint, particularly an artificial hip joint
Handle for a plumbing fitting