Resources Contact Us Home
Floating gate type non-volatile semiconductor memory device

Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.

  Recently Added Patents
Method and arrangement for controlling semiconductor component
Communication apparatus, and method and program for controlling same
Probe card holding apparatus with probe card engagement structure
Location estimation of wireless terminals through pattern matching of deduced signal strengths
Double diffused metal oxide semiconductor device and manufacturing method thereof
Wrench head
Storage basket with lid
  Randomly Featured Patents
Means to orbit and rotate target wafers supported on planet member
Flexible pipe joint
Belt tensioning system and belt tensioner therefor
8-thia-1,6-diazabicyclo[4.3.0]nonane herbicides
Right angle strain relief adapter for electrical connectors
Magnetic recording medium
High-brightness color liquid crystal display panel employing light recycling therewithin
Water base lubricant composition
Digitizer stylus with memory for storing handwriting data
Automatically-activated hand-supportable multi-mode laser scanning bar code symbol reading system