Resources Contact Us Home
Floating gate type non-volatile semiconductor memory device

Image Number 5 for United States Patent #5751036.

A tunnel region is surrounded by an impurity diffusion layer and a drain diffusion layer, and a coupling portion coupling one and the other end portions of a floating gate to each other is arranged on only an isolation region. With this arrangement, even if a parasitic inversion layer is formed below the other end portion upon extraction of electrons, the parasitic inversion layer does not contact a semiconductor substrate, resulting in a small substrate current. Therefore, a high-voltage, large-current external power supply need not be prepared in addition to a normal voltage power supply.

  Recently Added Patents
Methods and apparatus for ultrasonic cleaning
Treatment of diabetes with milk protein hydrolysate
Efficient implementation of hash algorithm on a processor
Process for producing a carbon-comprising support
Process for recovering and recycling an acid catalyst
Pattern forming method using developer containing organic solvent and rinsing solution for use in the pattern forming method
Process for the preparation of diene polymers of statistical vinylarene-diene copolymers
  Randomly Featured Patents
Static cling window shade
Fuel tank fill level control and vapor venting valve
Bodily flow measuring system
Polishing member and method of manufacturing semiconductor device
Mobile device handle
Method and apparatus for providing an alternative power source for a graphics card
Dry nonelectroscopic toners surface coated with organofunctional substituted fluorocarbon compounds
Pet tag holder
Elastic membrane for semiconductor wafer polishing apparatus
Method and apparatus for automatically classifying an unknown site to improve internet browsing control