Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-processor DRAM controller that prioritizes row-miss requests to stale banks










Image Number 2 for United States Patent #5745913.

Memory requests from multiple processors are re-ordered to maximize DRAM row hits and minimize row misses. Requests are loaded into a request queue and simultaneously decoded to determine the DRAM bank of the request. The last row address of the decoded DRAM bank is compared to the row address of the new request and a row-hit bit is set in the request queue if the row addresses match. The bank's state machine is consulted to determine if RAS is low or high, and a RAS-low bit in the request queue is set if RAS is low and the row still open. A row counter is reset for every new access but is incremented with a slow clock while the row is open but not being accessed. After a predetermined count, the row is considered "stale". A stale-row bit in the request queue is set if the decoded bank has a stale row. A request prioritizer reviews requests in the request queue and processes row-hit requests first, then row misses which are to a stale row. Lower in priority are row misses to non-stale rows which have been more recently accessed. Requests loaded into the request queue before the cache has determined if a cache hit has occurred are speculative requests and can open a new row when the old row is stale or closed.








 
 
  Recently Added Patents
Portion of a display panel with an ambiguous facial expression icon
Methods and systems for identifying and changing resolutions to cause an aspect ratio of a printed image to match an aspect ratio of image data
Generating wiki pages from content and transformation objects
Protecting information written to recording medium
Integrated touch screen
Internal wiring structure of semiconductor device
Electrode binder composition, electrode slurry, electrode, and electrical storage device
  Randomly Featured Patents
Turbomachine blade fastening
Data transmission protocol method and apparatus
Retaining assembly for locking disk drive
Method of controlling the trajectory of a bonding tool during the formation of a wire loop
Testing control methods for use in current management systems for digital logic devices
Saframycins, analogues and uses thereof
Method of and means for scanning images
Card reader for security system
Computer system fault recovery using distributed fault-recovery information
Capillary array for DNA sequencer