Resources Contact Us Home
Logic circuit generating method and apparatus

Image Number 3 for United States Patent #5745373.

A logic circuit generating method and apparatus generating logic circuits of a circuit system by minimizing the fan-out count of cells or cell macros constituting information specific to the circuit system. According to the method, a Boolean expression and the polarities of its input/output variables are input from a design master file of the apparatus. The Boolean expression is then transformed into a two-branch tree composed of nodes represented by the logical operators of that expression. In the two-branch tree, the nodes representing a parent and a child logical operator are converted into a single node, whereby a multiple-branch tree is generated. That is, a plurality of gates are connected to a single net, or signal line. A cell library is referenced so that cells are assigned initially to the multiple-branch tree thus obtained. The initial cell assignment is performed preferentially starting from the cell whose fan-out count is the largest. This is done to minimize the number of loads represented by the assigned cells (i.e., the number of cells connected to the output net). The number of gate stages is then evaluated. The stage count is minimized by reassigning the cells. Finally, the acquired gate logic is output to the design master file.

  Recently Added Patents
Downlink scheduling in fractional frequency reuse (FFR) systems
Backside structure and methods for BSI image sensors
Stretchable elastic laminate having increased CD elongation zones and method of production
Newly identified human rhinovirus of HRV-C and methods and kits for detecting HRV-Cs
Organic light-emitting display and method of manufacturing the same
Positive electrode active material for nonaqueous electrolyte secondary battery
Method and computer system for automatic vectorization of a vessel tree
  Randomly Featured Patents
Fluid filtration system positionable within a fluid-containing apparatus
Solar energy conversion system
Method for growing monocrystalline silicon through mask layer
Golf bag with timepiece
Printhead chip having actuators with enhanced structural integrity
Accessory compartments for a golf bag
Two terminal single stripe orthogonal MR head having biasing conductor integral with the lead layers
Method for articulating an articulated vehicle from a rest position
Determining location information for a node in a network using at least one local landmark node
Plasma display panel