Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Device chip carriers, modules, and methods of forming thereof
Receiver with feedback continuous-time delta-sigma modulator with current-mode input
Display device substrate, method for manufacturing the same, display device, method for forming multi-layer wiring, and multi-layer wiring substrate
Patient interface
Process for the production of alcohol
Thermal conductivity and phase transition heat transfer mechanism including optical element to be cooled by heat transfer of the mechanism
  Randomly Featured Patents
Underdrain for water filtration system
Support arm for vehicle mirror
Drawer action tray sealing machine
Keychain holder
Method and apparatus for magnetic separation of particles
Dielectric element and method for fabricating the same
Tire sidewall
Polazo reactive dyestuffs
Non-snagging sinker
Metal-insulator-metal capacitor structure having low voltage dependence