Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Synchronization scheduling apparatus and method in real-time multi-core system
Electric washing machine
Automatic setup of reflector instances
Field emission cathode structure
Lentiviral gene transfer vectors and their medicinal applications
Architecture, system and method for testing resistive type memory
Rules-based approach to transferring and/or viewing medical images
  Randomly Featured Patents
Projector that monitors mirror function to prevent point illumination
Dynamic membership management in a distributed system
Management of storage media device connected to a root hub
Pistachio rootstock named `P.N. 1-15`
Hydrophilic cyanine dyes
Eyeglass frame
Metallic solid supports modified with nucleic acids
Locking plate to be used in a locking arrangement and such a locking arrangement
System and method for integrated oxide removal and processing of a semiconductor wafer
Arm-knee and leg guard for desks and file cabinets