Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Process for global planarization of memory and globally planarized memory










Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.








 
 
  Recently Added Patents
Coordinate measuring device and method for measuring with a coordinate measuring device
System and transceiver clocking to minimize required number of reference sources in multi-function cellular applications including GPS
Method for determining the local position of at least one mobile radio communication device based on predetermined local positions of adjacent radio communication devices, associated radio com
Tricyclic inhibitors of kinases
Computer device with digitizer calibration system and method
Calibration device and related method for phase difference between data and clock
High density molecular memory storage with read and write capabilities
  Randomly Featured Patents
Cargo trailer anti-theft system
Mounting fixture for electrical junction boxes
Vitamin B12 assay
Holder for multiple toilet paper rolls
Portable corrugated cardboard medicine cabinet
Lighting strip and method for production
Multiple nearest neighbor filter bank
Liquid filtering device
Phenothiazine derivative
Synchronization method for a run length-limited (1,7)-code, and circuit arrangement for said method