Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Method and apparatus for pre-scheduling in closed-loop MU-MIMO antenna system
Electric washing machine
Video reproducing apparatus and video reproducing method
Systems and methods for sorting particles
Identification wristband
Global alignment for high-dynamic range image generation
Sheet coil type resolver
  Randomly Featured Patents
Liquid crystal device and manufacturing method for the same
Ornamental attachment for slide fastener sliders
Therapeutic treatment by intramammary infusion
Printer apparatus with selectable photo enhancement project and settings storage dynamically definable user interface and functions and template definition
Engagement lock for a container
Simultaneous native oxide removal and metal neutral deposition method
Data reproducing apparatus including subsignal generated from ID information
Analyte sensor
Power plant
Cardiopulmonary resuscitation device and method