Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Message transfer apparatus, output method, and computer program product
Apparatus and method for adapted deblocking filtering strength
Monitoring agent programs in a distributed computing platform
Method of operating an electromechanical converter, a controller and a computer program product
Device for installing conducting components in structures
Inter-cell power control in the presence of fractional frequency reuse
  Randomly Featured Patents
Powder coated with titania film and method for production thereof
Blends of fluorochemicals and fibrous substrates treated therewith
Spiral microreformer assembly
Dampening-unit roller of a printing machine
Communication apparatus and path setting control method
Measurement opportunities for a mobile unit operating with a switched beam antenna in a CDMA system
Radiation blocking patch for radio-therapy
Facilitating access to restricted functionality
Flip chip package structure and carrier thereof
Direct memory accessing for fetching macroblocks