Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Managing job execution
Method for providing interactive site map
Image capture system and method
System and method for evaluating equipment rack cooling performance
Method and apparatus for allocating erasure coded data to disk storage
Implant for performance enhancement of selected transistors in an integrated circuit
  Randomly Featured Patents
Window attachment method
Crane arm dolly
Apparatus for simultaneously encapsulating a plurality of electronic components
Apparatus for molding magneto-optic substrates
Selective re-entry tool for multiple tubing completions and method of using
Synthetic abrasive stones and method for making same
Programmable, variable data track pitch
Getter means and lamp including same
MEMS switches and fabrication methods
Shift controller and shift controlling method