Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Method for treating hyperglycemia
Multiple input multiple output transceiver
Method of isolating human neuroepithelial precursor cells from human fetal tissue
Termite tubing preventative for non-wood materials
Systems and methods for detecting and rejecting defective absorbent articles from a converting line
Antibodies to non-functional P2X.sub.7 receptor
Case for a tablet computer
  Randomly Featured Patents
Flexible skate
Push-pull output circuit
System to reduce wave shift error in spectrophotometer caused by hot spots in the light source
Engine power management system
Board games for playing draughts and chess
Packaging body
Exercise device
Installing an expandable tubular in a subsea wellbore
Camera with external flash unit
Method and apparatus for lossless resume capability with peripheral devices