Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Plasma doping method and plasma doping apparatus
Crowd formation based on wireless context information
Systems and methods for minimization or elimination of diffusion effects in a microfluidic system
Laser processing a multi-device panel
Method for producing coated steel sheet
Gas flow indicator
  Randomly Featured Patents
Membrane pouch
Substrate treatment apparatus
Apparatus, method and system for creating, handling, collecting and indexing seed and seed portions from plant seed
Peritrochoid curved surface generating apparatus
Driving device for a thermal element
Golf wedge with heel and toe cut-outs
Method for burning coal using oxygen in a recycled flue gas stream for carbon dioxide capture
Information processing apparatus and electronic apparatus system
Cabinet for video game consoles, cartridges, accessories, and instruction booklets
Planar, fractal, time-delay beamformer