Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Electric washing machine
Method for producing semiconductor substrate, semiconductor substrate, method for manufacturing electronic device, and reaction apparatus
Encoder that optically detects positional information of a moving body from different optical paths lengths
Enabling improvement in cellular network coverage
Electronic device
Semiconductor process
Electrical converter with variable capacitor
  Randomly Featured Patents
Method of measuring a surface profile using an atomic force microscope
Insulated structural block
Image display device and image displaying method
Insecticidal arylpyrroline compounds
Fuel injection valve
Portable air sampling systems including non-intrusive activity monitor and methods of using same
Precise determination of the compressibility factor of a gas from refractive index measurements
Diagnostic method for a ball bearing, in particular for an angular-contact ball bearing, a corresponding diagnostic system, and use of the diagnostic system
Partially perforated foam
Rotatable door mirror for a motor vehicle