Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Method for superconducting connection between MgB2 superconducting wires via a MgB2 matrix made from a boron powder compressed element infiltrated with Mg
Shoe bag
Ink composition, ink for inkjet recording and ink set using the ink
Centralized behavioral information system
Method and system for modeling a common-language speech recognition, by a computer, under the influence of a plurality of dialects
Simplified algorithm for abnormal situation prevention in load following applications including plugged line diagnostics in a dynamic process
Process for producing .beta.-sialon fluorescent material
  Randomly Featured Patents
Method and apparatus for upper level protocol message
Adjustable table lamp
Systems and methods for generating electromagnetic radiation
Color-coated, fouling-resistant conductive cloth and manufacturing method thereof
Training carousel
Delay circuit with phase locked loop control
Address Buffer
Device and method for converting supplied electrical power into mechanical power to start at least one engine
Penile prosthesis with improved tubing junction