Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Image forming apparatus and system connectable with an authorization apparatus via a communications network, the image forming apparatus comprising an apparatus control section, an initial inq
Power transmission control device for vehicle
Therapeutic rinse in a self-heating package
VGPU: a real time GPU emulator
Containers having radio frequency identification tags and method of applying radio frequency identification tags to containers
Method and apparatus for providing charging status information to subscriber of communication service
Ion implantation method and ion implantation apparatus
  Randomly Featured Patents
Vehicle with a resiliently suspended cab part, particularly a driver's cab
Streptomyces strain with potential anti-microbial activity against phytopathogenic fungi
Fluid transfer device and system
Production of virus and purification of viral envelope proteins for vaccine use
Device for carrying electrical resistance elements
Air separation apparatus having air vent assembly
Method for reactivating a catalyst for cyclizing hydrolysis of an aminonitrile into a lactam and use of the regenerated catalyst for making lactams
Synthetic, statistic thymic peptide combination and its use as a preparation with immunological and/or endocrinological effect
Processor bus bridge security feature for network processors or the like
Cholesterol sensor and method for producing the same