Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Matching a usage history to a new cloud
Antisense modulation of C-reactive protein expression
Wideband multi-channel receiver with fixed-frequency notch filter for interference rejection
Variants of a family 44 xyloglucanase
Polycarbonate resin composition and formed product thereof
Automated processing machine used for processing samples placed on slides and having an output device
Push button
  Randomly Featured Patents
Immunosuppressive analogues and derivatives of succinylacetone
Method and apparatus for correcting the gray levels of images of a digital infrared camera
Absorbent article with child resistant refastenable seams
Color photographic material containing a coupler composition comprising a pyrazoldtriazole magenta coupler and a carbonamide compound
Method of fabricating high-density interconnect structures having tantalum/tantalum oxide layers
Composition for prevention and (or) treatment of Aids
Eukaryotic transposable element
Methods and apparatus to manage system power and performance
Borehole drilling apparatus, systems, and methods
Window covering safety net