Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Apparatus, method and program for image receipt, processing, conversion, and delivery to and from a plurality of external apparatuses
Lithographic apparatus and device manufacturing method
Device for installing conducting components in structures
Pressure roller and fixing device equipped with the same
Dynamic learning method and adaptive normal behavior profile (NBP) architecture for providing fast protection of enterprise applications
Fixing apparatus
Power supply apparatus for light emitting diode
  Randomly Featured Patents
Baking soda holder for use in a refrigerator
Method and apparatus for temporarily interconnecting an unmanned aerial vehicle
Prewetting lateral flow test strip
Suspension system
Method of calibrating and steering a vehicle provided with a positioning system
Ultraviolet absorbing copolymers
Sacrificial anode and backfill
System information collection while camping on a cell
Functionalized matrices for dispersion of nanostructures
Guide member and method for integral foam molding