Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Traffic flow analysis mitigation using a cover signal
Bessel beam plane illumination microscope
Methods and apparatus for adapting network characteristics in telecommunications systems
Method and apparatus for controlled reoxygenation
Audio processing in a multi-participant conference
Vacuum switch and electrode assembly therefor
Methods and apparatus for voltage selection for a MOSFET switch device
  Randomly Featured Patents
Image reading, forming and storing apparatus, and a method of using the same
Method and apparatus for making a vacuum package filled with granular material
Method for converting a video signal from one of an analogue and digital form to the other of the analogue and digital form with enhanced signal to noise ratio
Toughened activatable material for sealing, baffling or reinforcing and method of forming same
Liquid dispensing unit and method of manufacture thereof
Universal float lure
Dead bolt locking device
Dental capsule
Focusing screen