Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Apparatus and method for evaluating an activity distribution, and irradiation system
Fluid handling structure, a lithographic apparatus and a device manufacturing method
Semiconductor device and method for fabricating the same
Nanoparticle entrapment of materials
Mobile communication device monitoring systems and methods
System and method for improving text input in a shorthand-on-keyboard interface
Breathing mask
  Randomly Featured Patents
Portable program for generating attacks on communication protocols and channels
Method and apparatus for producing slips of variable length and having user-defined word names and associated word data thereon
Cathode-ray tube apparatus
Method for making surgical retrieval baskets
Polyether copolymers and a process for preparing them
Process for producing high purity silica
Electrolysis foil
Method and apparatus for modular multiplication
Concentrated solution of a phosphate of a dyestuff of the Auramine series
Semiconductor device with through substrate vias