Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Configurable pitch reducing optical fiber array
Light transformation particle and photobioreactor
Fire detector
Systems and methods for DC-to-DC converter control
Push mechanism for efficiently sending aggregated data items to client
Transmitter having a programmable amplifier operating class
  Randomly Featured Patents
Catalytic converter for oven fumes
Control device for selectable speeds in internal combustion engines
Image processing apparatus, image processing method, computer-readable recording medium, and program for performing motion vector search processing
Retractable surfboard leash
Segmented coil assembly for control rod drive
Method and kit for autologous transplantation
Window component extrusion
Aircraft pallet for over-hanging load
Cord lock
Process for the solvent-free manufacture of compound pyrotechnic products containing a thermosetting binder and products thus obtained