Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Systems and methods for switching supply load current estimation
System and method for providing definitions
Apparatus and method for discharging capacitor of input filter of power supply, and power supply including the apparatus
Method for forming ventilation holes in an electrode plate
Pressure-sensitive adhesive composition having an improved release behavior
Wound dressings
Resistor-2 resistor (R-2R) digital-to-analog converter with resistor network reversal
  Randomly Featured Patents
Fastening device
Aluminum titanate-mullite base ceramics
Method for preventing the formation of fabric blemishes by controlling beat-up in a loom
Animal litter box
Impact scrubber
Apparatus and method for correcting DC offset of receiver in multiband-hopping communication system
Aluminum or an aluminum alloy support material for use in offset printing plates
Label printer apparatus
Satellite signal reception device, and control method for a satellite signal reception device
CRT with means for suppressing arcing therein