Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Process for the enzymatic reduction of enoates
Note tab
System and method for dynamic quality-of-service-based billing in a peer-to-peer network
Systems and methods for controlling phasing of advancing substrates in absorbent article converting lines
Device for identifying types of document files
Methods and compositions for inhibition of neutrophil exocytosis
Semiconductor device having trapezoidal shaped trenches
  Randomly Featured Patents
System for moving drilling module to fixed platform
Adjacent carrier frequency interference avoiding method for a mobile station
Printed circuit board or card thermal mass design
Punch for hydroforming die
Apparatus and methods for operation of a wireless server
Transmission device of a four-wheel drive vehicle
Insulated pouch for beer kegs
Interrupted monogroove slot
Data storage structure of garment patterns to enable subsequent computerized prealteration