Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Image forming apparatus and system connectable with an authorization apparatus via a communications network, the image forming apparatus comprising an apparatus control section, an initial inq
Implant for performance enhancement of selected transistors in an integrated circuit
Electronic device
Soybean variety XB51J12
Enzymatic demethylation of flavonoids
Method for resource allocation in a wireless communication network, method for error-free transmission of information, node and wireless communication network
  Randomly Featured Patents
7-hydroxy chromones as potent antioxidants
Method of lining a waterway or reservoir
Segregation-free metallurgical blends containing a modified PVP binder
Apparatus for baking photoresist applied on substrate
High speed manufacturing system
Bottle and cap
Internal-combustion engine having a pressure lubrication system according to the dry-sump principle
Method of manufacturing an iron electrode for alkaline accumulators
Vehicle attachment for breaking loose, lifting and loading unwanted pavement
Brewing apparatus