Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Wireless control system for a patient support apparatus
Catalyst compositions for hydroformylation reaction and hydroformylation process using the same
Method and apparatus for exercise monitoring combining exercise monitoring and visual data with wireless internet connectivity
Case for electronic device
Washing machine
Image capturing apparatus, control method thereof, and program
Fabrication of high gradient insulators by stack compression
  Randomly Featured Patents
Ketoreductase polypeptides and uses thereof
Distributing device for liquid preparations
Mobile network system and guidance message providing method
Method for network visualization
Method for stripping a low dielectric film with high carbon content
Apparatus for synchronizing a plurality of clocks in a simulcast network to a reference clock
Aluminum alloy fin material for brazing
Square corner design for ductwork
Measuring and cutting apparatus
Oxidation of molten salts and recovery of chlorine values