Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Optical module for a microlithography objective including holding and supporting devices
Semiconductor device with an amorphous semi-insulating layer, temperature sensor, and method of manufacturing a semiconductor device
Printing control method and printer for printing on a label
Navigation device, navigation method, and navigation program
Apparatus and method for extracting cascading style sheet rules
Dual source mass spectrometry system
.beta.-2 microglobulin as a biomarker for peripheral artery disease
  Randomly Featured Patents
Fabrication process for a semiconductor pressure sensor for sensing pressure applied thereto
Surgical stapling device with dissecting tip
Exhaust system support
Hybrid high elongation cord
Diketopiperidine derivatives as HIV attachment inhibitors
Fishing line
Signature matching for location determination in wireless communication systems
Quick release for a bicycle
Method and apparatus for describing parallel access to a system-on-chip
Surge absorbing device to protect from overvoltage and overcurrent