Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Vehicle driving assistance apparatus
Method and system for modularized configurable connector system for ethernet applications
Method and apparatus for decoding/encoding a video signal with inter-view reference picture list construction
Transmission apparatus, receiving apparatus, method, and storage medium
Case for electronic device
Image recording device, image recording method, and computer program product that adds a fluorescent-whitening-agent onto a recording sheet
  Randomly Featured Patents
System and method for auto-configuring stackable network devices
Fluid inversion liner apparatus
Low force actuator for suspension control
Universal gravity actuated container-lid
Apparatus and method for stabilizing the frequency of lasers
Media exchange network supporting consumption of broadcast and user captured media
Channel drain and support bracket unit
Low noise output buffer circuit
Methods and systems for naming and indexing children in a hierarchical nodal structure
Dimpled games ball