Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Read signal evaluation method, information recording and reading method, and information recording and reading apparatus
Semiconductor device and method of forming conductive TSV with insulating annular ring
Printed articles with optically variable properties
Document reuse in a search engine crawler
Method for producing an L-amino acid using a bacterium of the Enterobacteriaceae family
Systems and methods for rendering media
Knowledge corroboration
  Randomly Featured Patents
Floppy disk housing
Non-shedding live herpesvirus vaccine
Dynamic provisioning of service components in a distributed system
Synchronous delay circuit system
Dew condensation preventing structure
Apparatus for wet oxidation
Device for adjustment of a rotor blade, wind energy converter, and method for adjusting a rotor blade
Bus-control mechanism
Educational book with interactive elements
Trialkyl aluminum displacement process