Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Fingerprinting apparatus, system, and method
Subband SNR correction in a frequency selective scheduler
Antibody recognizing turn structure in amyloid .beta.
Head shield
Polymer composites having highly dispersed carbon nanotubes
3D solid-state arrangement for solid state memory
Thermally efficient busway
  Randomly Featured Patents
Unidirectional drive tool mechanism
Catheter with a balloon reinforced with composite yarn
Plate-making apparatus and printing plate manufacturing method
Electrochemical cell assembly
Security collar for adjustable core element terminal
Multiple sequence processor system
Automotive backlight heater and timing control means
Test media and quantitative method for identification and differentiation of biological materials in a test sample
Golf ball marker
Semiconductor device including ferroelectric capacitor and method of manufacturing the same