Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Direct file transfer between subscribers of a communications systems
Surface acoustic wave resonator for down-hole applications
Connector interface for a cable
System for non-destructive image processing
Processing autocomplete suggestions
Compact light shield for flash photography
Pyroelectric detector, pyroelectric detection device, and electronic instrument
  Randomly Featured Patents
Life extension of chromium coating and chromium alloys
Method for preparing a cover for protecting a component on a substrate
Sticky polymer lethal agent tracer
Reflection type liquid crystal display device and method of manufacturing the same
Digital audio player
Flame retarding fusion bonded non-woven fabrics
Stage device and exposure apparatus
Network connection sensing assembly
Wireless sensing and communication system of roadways
Thermally stable dual metal coated laminate products made from polyimide film