Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 6 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Display screen or portion thereof with animated graphical user interface
Image forming apparatus, control method, and storage medium
System and method for oscillator frequency control
Apparatus for performing timer management regarding a system timer scheduler service, and associated method
Visualization of information associated with applications in user interfaces
Dynamic rebasing of persisted time information
Air scent dispenser
  Randomly Featured Patents
Plug in lighting system
Method of communication with coherence checking and device for the implementation thereof
Muffler tube coupling with reinforcing inserts
Extrusion process and apparatus
Dishwasher with power filtered rinse
Mobile wireless communications device with reduced interfering energy from the display and related methods
Device for perpendicular stratification of planary fibrous shapes
Compositions and methods for the prevention and treatment of ischemia-reperfusion organ injury
Infant sleeper
Optical transceiver design and mechanical features