Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
System for alarming upon occurrence of secession of smart key for vehicles
Food-grade flour from dry fractionated corn germ and collet composition and method for producing same
Mobile terminal including stellar body watching hookup communications function
Geographically self-labeling access points
Method and apparatus for filter-less class D audio amplifier EMI reduction
Test framework of visual components in a multitenant database environment
Real-time pricing of shipping vendors
  Randomly Featured Patents
Apparatus comprising an electrostatic wafer cassette
Computing device having multiple enclosures
Recombinant DNA method for producing erythromycin analogs
N-acylamino-alpha-arylacetamido cephalosporins and antibacterial compositions and methods containing them
Book holder
Protective lock mounting plate for safe door locks
Antisense modulation of cREL expression
Programmable data envelope detector
Vertical cavity light-producing device with improved power conversion
Method and device for in-phase excitation of ion ejection from ion trap mass spectrometers