Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
System and method for interactive image-based modeling of curved surfaces using single-view and multi-view feature curves
Cell transport system comprising a homogeneous mixture of agarose and agarase
Image forming apparatus with enhanced display of guidance information
Quinoline compounds and their use for treating viral infection
Base station device and wireless communication method
Self-diagnostic method and system for implantable cardiac device
Method for carrying out a chemical reaction
  Randomly Featured Patents
Window frame structure
Light source assembly and methods for aircraft external lighting
Continuous metal casting
Bundling tie
Cover for prism of an applanation tonometer and method of application thereof
High intensity atomic spectral lamp with interchangeable cathode
Fast release paracetamol tablets
Tree stand
Expandable arithmetic logic unit
Cover for use with a receptacle