Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Magnetic storage apparatus
Humidity indicator and method for fabricating the same
Nanogap device for field enhancement and a system for nanoparticle detection using the same
Weak acid recovery system for ethanol separation processes
System and method for multi-threaded MIMO OFDM channel equalizer
Canine iPS cells and method of producing same
Security access protection for user data stored in a cloud computing facility
  Randomly Featured Patents
Process for manufacturing 2,4-hexadiyne-1,6-diol
Method and structure for programming floating gate memory cells
Bifunctional cold resistance additive for fuels, and fuel composition
Method and arrangement for monitoring the conversion rate of a catalyzer in the exhaust-gas system of an internal combustion engine
Image-processing method, image-processing program and image-processing device for processing time-lapse image
Gas separation system
Sealing device and apparatus
Sparingly soluble alkali metal silicate
System for preparing tortillas
Floating device for pipes