Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
1,4-benzothiazepine-1-oxide derivative and pharmaceutical composition utilizing the same
Display device
Apparatus and method for operating valid bit in a wireless communication system
Macrocyclic hepatitis C serine protease inhibitors
Audio signal shaping for playback by audio devices
Nickel tin bonding system for semiconductor wafers and devices
Methods for managing ownership of redundant data and systems thereof
  Randomly Featured Patents
Glow plug pulling device
Patterned electroplating
Control line patch
Electronic measurement of the motion of a moving body of sports equipment
Miniature model trees and method of manufacturing
Method and apparatus utilizing tunable differential group delay
Keratoconjunctivitis sicca therapy
DMA cache control logic
Mechanical-type automatic circuit-breaking appliance switch assembly
Load-lock apparatus, device manufacturing apparatus, and device manufacturing method