Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Light-reflective anisotropic conductive paste and light-emitting device
Techniques for image segment accumulation in document rendering
Compositions and methods using microspheres and non-ionic contrast agents
Tint block image generation program and tint block image generation device
Dynamically reconfigurable systolic array accelorators
Factor IXa crystals, related complexes and methods
Sample chamber for laser ablation inductively coupled plasma mass spectroscopy
  Randomly Featured Patents
Sealing terminal for tubular duct
Apparatus for positioning a tong and drilling rig provided with such an apparatus
Method of building a tire having a segmented belt
Shopping cart having clips fastening plastic basket to wheeled chassis
Rail car cushion slider valve
Prosthetic knee joint
AEI-Type zeolite, its synthesis and its use in the conversion of oxygenates to olefins
Method of making an electrical contact element
System and method for measuring properties of a thin film coated glass
Method of fabricating a light emitting device, and light emitting device