Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Method for computer-based determination of a position in a map, navigation device and mobile radio telephone
Implantable medical devices including elongated conductor bodies that facilitate device and lead configuration variants
Microfluidic cartridge and method of using same
Quinoline compounds and their use for treating viral infection
Sense-amplifier monotizer
Method and apparatus for variable accuracy inter-picture timing specification for digital video encoding
High-voltage AC light-emitting diode structure
  Randomly Featured Patents
Emergency information communicating device
Range recognition apparatus for automatic transmission
Circuit boards using heat resistant resin for adhesive layers
System and methods with scavenging capabilities for simultaneously filling and evacuating a plurality of separate pressure vessels
Sleeve holder and garment including same
Projection lens systems
Automotive fan clutch lock
Method for the detection of Chagas disease related gene transcripts in blood
Circuit breaker bell alarm accessory with lockout function
Carbon dioxide cleaning process