Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Electrostatic charger and image forming apparatus
Vehicle wheel
System, method and program product for guiding correction of semantic errors in code using collaboration records
Combination immunotherapy for the treatment of cancer
Support core for cold shrink tube
In-vehicle communication system and method of operation
Verification of a portable consumer device in an offline environment
  Randomly Featured Patents
Semiconductor integrated circuit
Mophead and method of manufacturing
Systems and methods for projecting
Oligonucleotide tagged nucleoside triphosphates (OTNTPs) for genetic analysis
Controlled-folding and controlled-unfolding multiple section platform assembly
Ceiling fan motor housing and light kit
Apparatus for manufacturing a cylinder with a connected sleeve
Electronic signaling level
Detergent compositions for the removal of complex organic or greasy soils
Method and apparatus for controlling a vehicular component