Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Refuelable battery-powered electric vehicle
System for encrypting and decrypting a plaintext message with authentication
Providing user interfaces and window previews for hosted applications
Triazine ring-containing polymer and film-forming composition comprising same
Input device with photodetector pairs
Method for building taxonomy of topics and categorizing videos
Method for producing SOI substrate and SOI substrate
  Randomly Featured Patents
Vehicle brake indicator system
Structural hot melt material and methods
DNA fingerprinting using a branch migration assay
Thermal transfer printing
Composition and method for enhancing permeability of topical drugs
Alkylidene substituted tetrahydronaphthalene derivatives having retinoid and/or retinoid antagonist-like biological activity
Clip-mounted quartz tube electric heater
Predictive multi-channel decoder
Method for eliminating malodors
Test machine to apply a uniform internal pressure to a tube