Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Predictive time entry for workforce management systems
Means to securely fixate pacing leads and/or sensors in vessels
Nonvolatile semiconductor memory device
Semiconductor device and method of manufacturing the same
Distributed IPv6 neighbor discovery for large datacenter switching systems
Systems, methods, and devices for selling transaction instruments via web-based tool
Additives for oil recovery from reservoirs
  Randomly Featured Patents
Tethered ball baseball batting practice device
Method and system for processing geophysical survey data
Pyrimidine to pyrimidine transformation process
Data processing apparatus
Gordona sp. CYKS1 (KCTC 0431BP) capable of desulfurizing fossil fuel containing organic sulfur compounds
Method for making channel stop structure for CMOS devices
Biaxially oriented polypropylene film having increased dimensional stability
Submudline drivepipe whipstock method and apparatus
Front cover of a handset
High-speed interconnection adapter having automated crossed differential pair correction