Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Transporting business intelligence objects between business intelligence systems
Image forming apparatus
Factor IXa crystals, related complexes and methods
Method and apparatus for providing very high throughput operation and capability signaling for wireless communications
Secure access to customer log data in a multi-tenant environment
Restarting event and alert analysis after a shutdown in a distributed processing system
Indexing, relating and managing information about entities
  Randomly Featured Patents
Shelf molding
Hose weight with ballast
Anastomosis punch device and method
Method of exiting collect information phase in intelligent network
Hierarchical functional verification
Slip control apparatus for motor vehicle lock-up clutch
Telephone switch call control unit
Semiconductor optical integrated circuits and method for fabricating the same
DOM control in cellulose pulp production
Shell loader