Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Matching geometry generation and display of mammograms and tomosynthesis images
Pattern data conversion for lithography system
Portable massage apparatus
MOS device for eliminating floating body effects and self-heating effects
Therapeutic human anti-IL-1R1 monoclonal antibody
Integrating map-reduce into a distributed relational database
Instance management of code in a database
  Randomly Featured Patents
Handle for a bait casting fishing rod
Tracking servo system including a multi-track seek algorithm with a track zero crossing period integrity test
Coin mechanisms
Syringe, specifically for use in medicine
Radial piston engines
System for managing a panel of objects such as keys
Manufacture of a portion of a metal part using the MIG method with pulsed current and wire
Camera calibration apparatus and method, image processing apparatus and method, program providing medium, and camera
Method for providing longitudinally extended articles, such as cable assemblies, with a sheathing
Method for transporting live fish