Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Process for global planarization of memory and globally planarized memory










Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.








 
 
  Recently Added Patents
System for highlighting targets on head up displays with near focus plane
Efficiently emulating computer architecture condition code settings without executing branch instructions
Light-emitting device package and method of manufacturing the same
Control of an electric machine
Method of providing user-tailored entertainment experience at hospitality location and hospitality media system thereof
Vehicle exterior
Method and apparatus for providing very high throughput operation and capability signaling for wireless communications
  Randomly Featured Patents
OFDM signal transmission system, portable terminal, and e-commerce system
Display device and method for fabricating same
Sliding window assembly having a removable sliding panel
Image reading apparatus
Updating position assist data on a mobile computing device
Shoe with a shoe lace device that can be tightened to simulate a double-bow knot
Infrared dryer with air purge shutter
Removal of sea growth from submerged ship hull surfaces
ClickLine working element
Switched active bias control and power-on sequencing circuit for an amplifier