Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Semi trailer under-run protection device
Illumination device with adjustable luminance and luminance adjustment method thereof
System and method for controlling speed and torque of a wind turbine during post-rated wind speed conditions
Gemstone setting
Lithography process
Dipole based decoy system
Individual XML message processing platform
  Randomly Featured Patents
Weather covers for tankers
Video display system for locating a projected image adjacent a surgical field
Resilient pipeline inspection brush
Automobile tire
Compartmented dispensing container
Fuel-supply control system
Rotary pump with exclusively hydrodynamically suspended impeller
On-time delivery, tracking and reporting
Electronically operated tipping-bucket rain gauge
Areas for equestrian activities using structural modules