Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Wireless communication power control
Collating device, collating method, and program
Method and structure for adding mass with stress isolation to MEMS structures
Methods and devices for detecting and measuring environmental conditions in high performance device packages
Replacing memory pointers with implicit pointers to be used in compiler-generated debug output
Antibody recognizing turn structure in amyloid .beta.
Organic light emitting diode display device and method of fabricating the same
  Randomly Featured Patents
System and method for remote home monitoring and intercom communication
Test paddle with handle
Rotary tubular kiln useful for the production of activated carbon and having a modified geometry of the rotary tube
Composite having more than one layer
Recording tape cassette
Power supply apparatus
Oil pressure control system
Top for a convertible
Modular monitoring and protection system with distributed voting logic