Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Managing distributed applications using structural diagrams
System and method for selecting a video encoding format based on feedback data
Radio link monitoring (RLM) and reference signal received power (RSRP) measurement for heterogeneous networks
Vehicle front fender
Playlist search device, playlist search method and program
Para-xylylene based microfilm elution devices
Method and system for advertisement using internet browser to insert advertisements
  Randomly Featured Patents
Display driving circuit
Semiconductor laser
Semiconductor memory device
Film positioning device for microform printing system
Camera device with selectable image paths
Stud gripper socket
Electronic wave sharing synthetic sound system
Polysaccharide-based hydrogels and pre-gel blends for the same
Process for the preparation of cyclopropane-1, 1-dicarboxylic acid derivatives
Liquid crystal display device