Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Method for repairing or replacing damaged tissue
Image forming apparatus and warming up method thereof
Method of requesting CQI reports
Data processing apparatus including reconfigurable logic circuit
Sheet coil type resolver
Interposer having molded low CTE dielectric
Electrifying roller
  Randomly Featured Patents
Electrophotographic fuser roll and fusing process
Ink compositions for ink jet printing
Facsimile apparatus
Method of manufacturing thin film and method for performing precise working by radical control and apparatus for carrying out such methods
Image forming apparatus and method, computer program, and recording medium using density signal and look-up table
Camera having color correction coefficients set in accordance with a combination of photographic parameters
Automated creation of multiple provider services
Awning extension and retraction mechanism with pneumatic actuator
Methods for preventing progressive tissue necrosis, reperfusion injury, bacterial translocation and adult respiratory distress syndrome
Endotracheal tube for a high-frequency respirator