Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Charged-particle beam lens
Reduced sorbent utilization for circulating dry scrubbers
System and method of verification of analog circuits
Load balancing for parallel tasks
Systems and methods for detecting and rejecting defective absorbent articles from a converting line
Case for electronic device
Device for producing a connection grid with an integrated fuse
  Randomly Featured Patents
Stun gaff for incapacitating fish
Library access system with workload balancing and method for balancing workloads in library access systems
Integrated semiconductor circuit protected against high voltage breakdown
Surgical stapler
Tissue culture medium
High-frequency module and radio device using the same
Oral hygiene devices and manufacturing methods therefor
Conversion of petroleum residua to methane
Symmetric microwave filter and microwave integrated circuit merging the same
Swash plate type servo device for a plunger hydraulic unit