Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Clock phase recovery apparatus
Adjustable high precision surveying device
Network based JIT on a priori knowledge of a set of disparate clients
Use of a high-oleic and high-tocol diet in combination with a non-tocol antioxidant for improving animal meat quality
Dye sensitised solar cell
Base station apparatus and communication control method
Ionic compound, anti-static pressure-sensitive adhesive and polarizer comprising the same
  Randomly Featured Patents
Systems and methods for wire feed speed control
Method and system for transforming an integrated webpage
Investigation and/or manipulation device
Work platform
Spinning reel bail tripping device
Connector for cables
Oscillator with Darlington nodes
LDMOS with enhanced safe operating area (SOA) and method therefor
Image processing apparatus and image processing system using the apparatus
Magnetic head, fabrication process of magnetic head, and magnetic disk storage apparatus mounting magnetic head