Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Method and apparatus for focusing electrical stimulation in the brain during electro-convulsive therapy
Mobile tablet information handling system support
Power storage device and method for manufacturing the same
Movable assemblies for an image reader unit and a cover unit in an image formation apparatus
Piezoelectric device and fabricating method thereof
Printed circuit board including electromagnetic bandgap structure
  Randomly Featured Patents
Systems and methods of creating and editing electronic content including multiple types of graphics
Pressure transducer
Spring-type operating mechanism for a circuit interrupter
Corrosion-resistant coating composition
Bundle limbing device
Thin film transistor array panel and manufacturing method thereof
Method for producing 2-azaadamantane
Flashing apparatus for external use on structures
Valve assembly with overfill protection device and capacitive liquid level gauge
Method and apparatus for microwave assisted high throughput high pressure chemical synthesis