Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Method for manufacturing thin film transistor and method for manufacturing display device
Solid-state imaging apparatus
Data processor with virtual machine management
Grip for a racket
Process of preparing functionalized polymers via enzymatic catalysis
Method and system for weighted fair queuing
Image processing apparatus, control method for the same, and storage medium
  Randomly Featured Patents
Three-dimensional drawing device
Image readout apparatus
Method of correction for wafer crystal cut error in semiconductor processing
Alpha-mercaptoester substituted diorganopolysiloxanes
Guide for a material web
Print control apparatus, print control method and memory medium
Control circuit for a buffer memory to transfer data between systems operating at different speeds
Current sensing in a two-phase motor
KVP regulator and resonant circuit for high frequency medical x-ray generator
Position control for hybrid servomechanisms