Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Integrated process for the manufacture of fluorinated olefins
Flood protection apparatus and container data center including the same
Semiconductor process
Adaptive non-positive inductor current detector (ANPICD)
Apparatus and method for an iterative cryptographic block
Electric discharge machining hole drilling
High performance adaptive switched LED driver
  Randomly Featured Patents
Joining method
Driven mechanism with an air compressor for a printer cradle unit
Polymer product for treating leather
Toner vessel for copying machine
Method of zoom and fade transitioning between layers of information screens
Vitamin D derivatives
Wind turbine blade comprising a trailing edge flap and a piezoelectric actuator
Mask programmable read only memory
Tag web of spiral conductors
Method for forming a capacitor in a memory cell in a dynamic random access memory device