Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Quinazoline compounds and their use in perfume compositions
Monitoring and correcting upstream packet loss
Voltage detecting device for LED driver
Lifting apparatus
Automated hotfix handling model
Transferring a document
Display apparatus having a semi-penetration layer and a sealing unit
  Randomly Featured Patents
Systems and method for lighting aisles
Bearing compass
Semiconductor yield estimation
Methods, systems and formats for data, such as data used in laser projection of fasteners used in manufacturing
Process for producing 8-amino-1-naphthol-3,6-disulfonic acid
Dispensing display case
Secure file erasure
Media data communication method via network
Hybrid bearing cylinder
Misfiring detecting apparatus for an internal combustion device