Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Video editing apparatus
Methods of establishing virtual circuits and of providing a virtual private network service through a shared network, and provider edge device for such network
Method of stimulating tissue healing
Analog to digital converter with increased sub-range resolution
Using storage cells to perform computation
Antimony and germanium complexes useful for CVD/ALD of metal thin films
Generator with a segmented stator
  Randomly Featured Patents
Sitting device
Information storage medium and recording/reproducing apparatus and method using the same
Process for utilizing tetrahydro-3-(4-pyridylmethyl)-2H-1,3,5-thiadiazine-2-thiones as fungicidal agents
Scheduling in packet switched networks
Cutting or sawing machine
Conversion of butadiene (1,3) and methanol
Construction system using lightweight fire-resistant panels
Flat display device
Conductive paste and mold for electrical connection of photovoltaic die to substrate
Device for measuring the reflection of a plane, specularly reflecting surface