Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Translation of entity names based on source document publication date, and frequency and co-occurrence of the entity names
Sealing glass for semiconductor device, sealing material, sealing material paste, and semiconductor device and its production process
Tandem process for preparing N-alkyl morphinans
Interleaved circuit of flexure for disk drive
Server for a communication with an implantable medical device
Memory system
  Randomly Featured Patents
MFC receiver digital signal processing
Apparatus for enhancing signals in ECGs artefacts
Pattern matching coding device and method thereof
Organoalkali compounds and their preparation
Process for fabricating short channel field effect transistor with a highly conductive gate
Composite hollow fibers and method of making same
Compositions and methods for increasing bone mineralization
Heparinized polyorganophosphazenes
GPS receiving apparatus
Reactor pressure vessel in a nuclear power station