Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
High-voltage AC light-emitting diode structure
Adjustable draw bar for trailer hitches
Dynamic reconstruction of a calibration state of an absorption spectrometer
Self-assembling surface coating
Image processing device and information storage medium including motion vector information calculation
Radiation-curable ink composition, ink jet recording method, and recorded matter
Thermally efficient busway
  Randomly Featured Patents
Photodetector having an electrostatic recording body and photodetecting method thereof
Aircraft trash collection and compacting apparatus
Magnetostrictive multilayer sensor and method for producing a sensor
Method and system of taskbar button interfaces
Radiation sensitive vinyl hydrophilic copolymers
Vector processor
Film drop-off apparatus and method
Supporting autonomous live partition mobility during a cluster split-brained condition
Imidazolidinonyl aminopyrimidine compounds for the treatment of cancer
Transport system, recording apparatus and liquid ejection apparatus