Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Methods and apparatus for intelligent selection of goods and services in mobile commerce
Process for the preparation of protected L-alanine derivatives
Laminar library screen
Systems and methods for DC-to-DC converter control
Switchgear and method for operating switchgear
Security patch update processor
  Randomly Featured Patents
Toothbrush holder with integrated automatic sound device
Apparatus and method for providing fireproofing to an aircraft auxiliary power unit
Semiconductor device having switch circuit to supply voltage
Exercise ball riser
Method and apparatus for padmount transformer installation
Method and circuit for obtaining asynchronous demapping clock
Combined tuner and amplifier
Chart clip
Flat flexible cable surface mount connector assembly
Self-expanding defect closure device and method of making and using