Resources Contact Us Home
Process for global planarization of memory and globally planarized memory

Image Number 2 for United States Patent #5731234.

A process for the global planarization of a memory circuit and globally planarized memory. The process includes defining a memory cell circuit area and a peripheral circuit area on a silicon substrate. A memory cell MOS transistor is formed in the memory cell circuit area and at least two peripheral circuit MOS transistors are formed in the peripheral circuit area. A memory cell electronic component is then formed in the memory cell circuit area and in the peripheral circuit area from a plurality of thin film layers. The thin film layers are defined in the peripheral circuit area such that an open circuit is formed between the thin film layers and the peripheral circuit MOS transistors. A planarized insulating layer is then formed on top of the silicon substrate.

  Recently Added Patents
Fixture for camera attachments
Digital photographing apparatus
Account and customer creation in an on-line banking model
Providing a multi-tenant knowledge network
CMOS image sensor
Vacuum cleaner
  Randomly Featured Patents
Thin walled protective coatings by electrostatic powder deposition
Multi-chip image sensor, on chip apparatus for causing each chip to selectably function in a parallel or serial readout
Soybean variety XB28K07
Method for patterning light emitting devices incorporating a movable mask
Fibrous additive for asphalt paving compositions
Rear cap of a recreational vehicle
Antiinflammatory PLA.sub.2 inhibitors
Method and apparatus for data transmission using multiple transmit antennas
Guidance system for a mining machine