Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Manufacturing aircraft parts
Method and apparatus to maintain welding current to compensate for deterioration of welding contact tip
Baseball themed hand clap maraca
Interactivity model for shared feedback on mobile devices
Piezoelectric quasi-resonance linear motors based on acoustic standing waves with combined resonator
Wireless network device including a polarization and spatial diversity antenna system
High performance adaptive switched LED driver
  Randomly Featured Patents
Flex laminate package for a parallel processor
Odor eliminating material and manufacturing method thereof
Combined audio and video amplifier
Method for determining line-of-sight (LOS) distance between remote communications devices
Constant voltage circuit and constant current source, amplifier, and power supply circuit using the same
Coating composition
Image forming apparatus including system for recycling toner
Air jig for separation of minerals from coal
LCD having stacked color filter spacers in which some spacers are continuous with a color filter layer and others are not
Semiconductor integrated circuit with electrode pad suited for a characteristic testing