Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
1,3-diiodohydantoin compound and production method thereof
Image forming apparatus and job request control method instructed by authenticated users
Semiconductor device and method for manufacturing the same
Transferases and oxidoreductases, nucleic acids encoding them and methods for making and using them
Stacked structure and stacked method for three-dimensional chip
Cancer treatment kits comprising therapeutic antibody conjugates that bind to aminophospholipids
Mask and method for forming the mask
  Randomly Featured Patents
Method for improved line-of-sight signal detection using RF model parameters
Multi-disc brake system
Separation type unit pixel of 3-dimensional image sensor and manufacturing method thereof
Method and system for generating antenna selection signals in OFDM transceivers with fewer RF chains than antennas in MIMO wireless networks
Method and apparatus for remediation of and recovery from a clutch slip event in a hybrid powertrain system
Hybrid motion tracker
Activated carbon, production thereof and adsorption using activated carbon
Length counter for web transport system
Process to provide enhanced resistance to cracking and to further reduce the dielectric constant of a low dielectric constant dielectric film of an integrated circuit structure by implantation
Article organizer