Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Damage resistant antenna
Avalanche photodiodes having accurate and reproductible amplification layer
Related news articles
Electronic component and a system and method for producing an electronic component
Selecting from a plural of energy saving modes
Critical word forwarding with adaptive prediction
  Randomly Featured Patents
Convertible nursing bag
System with a surgical needle and a handle
Support frame for electrical apparatuses
Apparatus and method for engine exhaust purification
Dual RF/IR communication device and method of use thereof
Smoking article
Electrolytic cell structure and method of assembly
Beam pattern control system for an ion implanter
Method of removing or deposting material on a surface including material selected to decorate a particle on the surface for imaging
Semiconductor device including a columnar intermediate region and manufacturing method thereof