Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Method and apparatus for efficiently inserting fills in an integrated circuit layout
Dynamic data filtering system and method
Method and mobile device for awareness of language ability
Encoding method, decoding method, encoding device, decoding device, program, and recording medium
Non-volatile flash-RAM memory with magnetic memory
Sulfonated amorphous carbon, process for producing the same and use thereof
Electronic device with embedded antenna
  Randomly Featured Patents
System and method for linearizing a CMOS differential pair
Microwave oven with improved humidity sensing means
Pneumatic tool
Icecream figure
Wheel assembly for a treadmill
Extruder screw with mixing section
Apparatus and method for encoding and decoding a block low density parity check code
Server apparatus
Sustained release oral suspensions
Combination bank/phone card and method