Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Mobile terminal including stellar body watching hookup communications function
Distortion estimation for quantized data
Geo-coding images
Synchronization scheduling apparatus and method in real-time multi-core system
Polymeric compositions including their uses and methods of production
System and method for multi-tiered meta-data caching and distribution in a clustered computer environment
Method and system for tracking mobile electronic devices while conserving cellular network resources
  Randomly Featured Patents
Semiconductor laser diode multi-chip module
Process for upgrading of Fischer-Tropsch products
Drilling fluids based on sulfonated elastomeric polymers
Storage bag with soaker pad
Pin connector with central signal pins
Encoding data for storage in a content addressable memory
Methods, systems and computer readable media for electronically delivering a prepaid card to a mobile device
Expandable cargo and camping trailer
Seamless swimwear
Seat belt buckle