Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Semiconductor device and method for manufacturing the same
Bi-directional pattern dependent noise prediction
Cationic polymers for antimicrobial applications and delivery of bioactive materials
Blue box
Dynamic facsimile transcoding in a unified messaging platform
Organic light emitting diode display device and method of fabricating the same
Monitoring agent programs in a distributed computing platform
  Randomly Featured Patents
Handgrip for a hacksaw assembly
Neurotrophic factor
Corrosion monitoring and testing system
Genetic loci indicative of propensity for longevity and methods for identifying propensity for age-related disease
Method for dynamically optimizing bandwidth allocation in variable bitrate (multi-rate) conferences
Safety power switch
Combination backframe and self contained breathing apparatus
Multi-master PCI bus system within a single integrated circuit
Information communication system and method applicable to in-vehicle networking architecture
Tank filling system employing emergency shut-off valve