Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Scalable encoding apparatus, scalable decoding apparatus, scalable encoding method, scalable decoding method, communication terminal apparatus, and base station apparatus
Look up table (LUT) structure supporting exclusive OR (XOR) circuitry configured to allow for generation of a result using quaternary adders
Radio frequency splitter
Position and orientation measurement apparatus, position and orientation measurement method, and storage medium
Secure device sharing
Cell proliferation inhibitor
  Randomly Featured Patents
Personal vibrator
Fluid injection apparatus for semiconductor processing
System and method of correcting gain and offset error in a signal amplifier for a position sensitive detector
Making storage/transport container for radioactive material
Split wireform bail
Floor scrubbing pad adapted for use on a floor scrubbing machine
Water supply device, water supply method, and washing machine having water supply device
Remotely operable master and slave switch
Bending an optical fiber into a backplane
Write based power adaptive control system