Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Semiconductor device
System and method for removing oxide from a sensor clip assembly
High-frequency-link power-conversion system having direct double-frequency ripple current control and method of use
Quinoid thiophene organic photoelectric material, preparation method thereof and application thereof
Opportunistic modem
Shoe outsole with a surface ornamentation contrast
Tiger paw stationary tab
  Randomly Featured Patents
Low flow rate nozzle system for dry ice blasting
Patellar stabilizing orthosis
Variable rate digital controller for a frequency synthesizer
Preparation of 2-hydroxy-5-oxoproline and analogs thereof
Radio terminal and fault detection method
Key input device
Pixel shifting color projection system
Process for separating solids from coal liquids
Feed controller
Programmable pump controller