Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Promoting content
Method and device for evaluating evolution of tumoural lesions
Vaccine composition against Streptococcus pyogenes
Watch chain
Electronic system auto-mute control circuit and control method thereof
Mobile communication method, mobile station, and network device
Method and apparatus for automatically controlling gas pressure for a plasma cutter
  Randomly Featured Patents
Surgical apparatus
Oilfield in situ hydrocarbon upgrading process
Injector with shielded needle
Circuit structure having a matrix of active devices
Bicycle lock
Single channel encoder for raster pixel clock
Stabilized perfluoropolyether lubricant
Hydrotreating process employing a novel catalytic composition
Multiple-stage catalytic reforming with gravity-flowing dissimilar catalyst particles
Method for manufacturing silicone foam having an air permeable structure