Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Mobile target system
System and method for distributed security
Piezoelectric ultrasonic transducer apparatus
System and method for creating a build set and bill of materials from a master source model
Electronic devices with voice command and contextual data processing capabilities
Bicyclic azaheterocyclic carboxamides
Receiver with feedback continuous-time delta-sigma modulator with current-mode input
  Randomly Featured Patents
Transmission enhanced scatter imaging
Stereospecific metallocene catalysts with stereolocking .alpha.-cp substituents
Expandable panel structures and methods of manufacturing the same
Carbonless system including solvent-only microcapsules
Electro-optic displays, and processes for the production thereof
Stand mixer
Gel mat and method for manufacturing the same
Method of treating tumors using tetracyclo compounds
Plasma reactor with dynamic RF inductive and capacitive coupling control
Device and method for providing a tunable semiconductor laser