Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
High-accuracy centered fractional fourier transform matrix for optical imaging and other applications
Interleaving charge pumps for programmable memories
Managing device functionality during predetermined conditions
Distributive data capture
Method for evaluating performance characteristics of dental curing lights
Method of optimizing air mover performance characteristics to minimize temperature variations in a computing system enclosure
  Randomly Featured Patents
Closed air gap interconnect structure
Expandable acoustic chamber for computer systems
Hair regrowth method and apparatus
Image pickup apparatus
High resolution etalon-grating monochromator
Method of installing a level ball bearing floor
Display device for electronic timepieces
Golf putter head with interchangeable rebound control insert
Printhead assembly having selected interconnected controllers
Sealing arrangement