Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Transport of multiple asynchronous data streams using higher order modulation
Plasma doping method and plasma doping apparatus
Biomarkers of gastric cancer and use thereof
Method and apparatus for providing very high throughput operation and capability signaling for wireless communications
Photographic printing paper and method of making same
Materials and methods for synthesis of a flavor and aroma volatile in plants
Voltage detector having voltage detection printed board
  Randomly Featured Patents
Apparatus and method for obtaining hot beverage extract liquid
Spark plug for venting excessive pressure
Mixed-signal integrator architecture
Golf cart pulling device
System for presenting media programs
Belt-shaped tension element and guiding system for the handrail of an escalator or a people-mover
Fuel-cell integral multifunction heater and methods
Cover for scriber
Composition for dyeing keratin fibers which contain at least one diaminopyrazole, dyeing process, novel diaminopyrazoles and process for their preparation
Method for manufacturing a hybrid composite wafer carrier for wet clean equipment