Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Image processing apparatus and method having defective pixel detection and correction ability
Inflatable workshop
Magnetic memory and method of manufacturing the same
Method and system for a low-power client in a wide area network
Method and system for determining a suppression factor of a suppression system and a lithographic apparatus
Image forming apparatus and warming up method thereof
Weight-balanced polygonal mirror, light scanning unit using the polygonal mirror, and image forming apparatus
  Randomly Featured Patents
Chlorine dioxide generation from chloric acid
Rust and stain removal composition
Automatic diaphragm control device of variable photometry type used in objective for television camera
Small electrode for chalcogenide memories
Light hardening apparatus
Method of managing information about mobile terminal in a mobile communication system supporting high-rate data transmission
Process for halomethyl ethers of hydroxyiminomethyl quaternary pyridinium salts
Leak detection apparatus
Exhaust diffuser assembly with tunable velocity profile
Napkin holder