Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Image processing apparatus, image display apparatus, and image processing method
Direct converting apparatus, method for controlling the same, and control signal generation device
Apparatus for generating electrical energy from rocking activated energy
Message transfer apparatus, output method, and computer program product
Self cleaning rake
Piperazinedione compounds
  Randomly Featured Patents
Array of hip, ridge or rake roofing shingles
Sanitary collection device for use with a beverage dispenser
Radiation thermometer and method for measuring temperature
Novel process for the preparation of ZSM-5 aluminosilicate zeolite
Generation of modified commands repeatedly from feedback or base command
Pen cap
Control system of substrate processing apparatus, collecting unit, substrate processing apparatus and control method of the substrate processing apparatus
Improved fuel injector for a gas turbine engine
Hydraulic control
Faucet handle