Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Nanopore based device for cutting long DNA molecules into fragments
Switching device
(4-phenyl-piperidin-1-yl)-[5-(1H-pyrazol-4-yl)-thiophen-3-yl]-methanone compounds and their use
Compact closed-loop electrolyzing process and apparatus
Round cell battery including dissipation element and insulating thermoplastic elastomer
Seizure detection using coordinate data
Water dispersible polythiophenes made with polymeric acid colloids
  Randomly Featured Patents
Built-in-self-test apparatus and method for analog-to-digital converter
Adaptor to convert a bottle fed water cooler into a device supplied with pressurized water from the local piping system
Ink droplet analysis apparatus
Method and system for providing an audio conference
Key pad panel for a compact photothermographic imager
Method and apparatus for germinating seed sprouts
Electric vehicle
Assembly machine for hand-held adhesive label dispensers
Adaptive error correcting code for data communications over a plastic optical fibre
Load sharing/trunking in a communication device