Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Method to screen high affinity antibody
Zero-copy data sharing by cooperating asymmetric coprocessors
Ceiling mount garage light
Apparatus and methods for client-driven server-side installation
Medicine packaging machine
Electronic device having organic light emitting diode display
Image forming apparatus connected via network and method of setting information relating to network
  Randomly Featured Patents
Internal bone fixation system with integrated mixer
Ion source and method of drawing out ion beam
Design and method for plating PCI Express (PCIE) edge connector
Surface acoustic wave filter device with an unbalanced-to-balanced conversion function
Lever switch assembly
Process for increasing the firing shrinkage of ceramic film casting mixtures
Oil pump
Switching converters with efficiently-controlled mode transitions
Extended functionality of RFID devices