Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Pickup device and method for manufacturing the same
Electronic document reading devices
Method and system for generating and displaying an interactive dynamic selective view of multiply connected objects
Expressive grouping for language integrated queries
Polarization-coupled ferroelectric unipolar junction memory and energy storage device
Sub-resolution assist feature repair
Package for product
  Randomly Featured Patents
Prothrombin derivatives
Armature assembly
Protective holder for holding thin or substantially thin items
Copper-clad polyester-glass fiber laminates
Optical beam separation element, measuring apparatus and method of measuring
Plastic net bag and label
Active acoustic attenuation mixing chamber
Apparatus for manufacturing cable harnesses and printer therefor
Method for inspection of cutting locus control program