Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Magnetic reading and writing device
Wireless communication method, wireless communication system, and mode switching method
Personal alarm device for headwear for proximity detection
Remote management of networked systems using secure modular platform
Meat-containing, strip shaped food product and method of making same
Fire detector
Copolymer for positive type lithography, polymerization initiator used in production of said copolymer, and composition for semiconductor lithography
  Randomly Featured Patents
Use of borate-polyol complexes in ophthalmic compositions
Dual pinned diode pixel with shutter
Methods and apparatus for determining the endpoint of a cleaning or conditioning process in a plasma processing system
Disposable wearing article having waste-receiving pocket
Antenna device
Multi-pass type image forming apparatus
Servo apparatus for an automatic speed control of vehicles
Bracket for holding fishing rods or the like
Method and means for network control of traffic
Posterior external pelvic fixator