Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Web-based royalty system and user interface
Pre-distortion architecture for compensating non-linear effects
Laser protection polymeric materials
Anti-reductive high-frequency ceramic dielectric material sintered at low temperature and matched with copper internal electrode
System and method for content delivery
Systems and methods for identifying similar documents
Systems and methods for providing live voicemail to a mobile handset
  Randomly Featured Patents
Article of furniture having a support member with an adjustable contour
Actuator assembly for a powered sliding door system
Combined collapsible tube and cap therefor
Defense-in-depth security for bytecode executables
Needle position lock
Power transmission device
TIG welding method and welding apparatus
Automatic window wiper control
Secure data exchange for processing requests