Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Indicating transfer in an IMS network
System, method, and computer program product for determining whether an electronic mail message is compliant with an etiquette policy
Method and apparatus for exercise monitoring combining exercise monitoring and visual data with wireless internet connectivity
Permeable pressure sensitive adhesive
Pressure roller and fixing device equipped with the same
Communication system and time synchronization method
Plants and seeds of hybrid corn variety CH450823
  Randomly Featured Patents
Photographic camera with electronic flash having periodically disabled charging apparatus
Bitstream syntax for graphics-mode compression in wireless HD 1.1
Icon for a portion of a display screen
Method and product for protecting an object with a soluble binder security print
Fabrication method of semiconductor device
Cordless machine operation detector
Optical connector and connection structure of optical fibers
Thin film EL panel
Process for producing hydrocarbon resins having improved color and thermal stability by heat treatment with an .alpha.,.beta.unsaturated anhydride
Heat exchange arrangement