Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Cosmetic container
Storage device, access control program recording medium, and control method of storage device
Methods, systems and apparatus for reducing the effects of tape dimensional stability
System and method for delivering content to a user of a telephony device
Systems and methods for detecting bifurcations
Digital driving circuits, methods and systems for liquid crystal display devices
Case management system and method for mediating anomaly notifications in health data to health alerts
  Randomly Featured Patents
Tennis ball retriever
Completely aromatic polyesters and their preparation
Air supply organizer for aquariums
Wheeled apparatus having multiple wheelbase configurations
Dual screen touch point of sale device
Semiconductor memory device with an improved layout of programmable fuses
Illuminable Christmas ornament
Position detecting apparatus and method of correcting data therein
Receiver and system calibration system and method
Pigment paste