Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Protecting information written to recording medium
Lateral double diffused metal oxide semiconductor device and method of manufacturing the same
Method, base station and system for adjusting cell wireless configuration parameter
Printing control method and printer for printing on a label
Vehicle drive control system
Variants of a family 44 xyloglucanase
Process to extract quassinoids
  Randomly Featured Patents
System and method for generating a smooth blending fillet surface
Design and method for a large, virtual workspace
Method and device for conveying material strip portions cut from a material strip
Method, system, and apparatus for communication by means of transmitted signals over visual media
Open-bottomed cyclone with gas inlet tube and method
Fatty acid esters composition of a polyglycerine, and a process for the preparation thereof
Martensitic chromium-nitrogen steel and its use
One-way output device with a clockwise-counterclockwise rotating unit
Method and system for automatically generating template based spreadsheet pivot tables