Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Light emitting diode package and method of fabricating the same
Distylium plant named `PIIDIST-I`
User interfaces
Method for assembling a camera module, and camera module
Wafer level package and fabrication method
Wound dressings
DL control channel structure enhancement
  Randomly Featured Patents
Hitchball rack
Unified management method of various types of messages of a personal information terminal
Fishing rod and beverage holder
Seal arrangement for the gap between a rigid sliding cover and a fixed roof area of a motor vehicle surrounding the same
Curved slit valve door with flexible coupling
System and method for removal of dents from wind turbine masts
Technique for generating a set of inter-related documents
Speaker system
Intake valve cleaning method for a direct injection engine with computer controlled intake valves
Suspension board with circuit and producing method thereof