Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Dispensing of restricted goods
Liquid crystal display device
Compositions and processes for forming photovoltaic devices
Method and apparatus for content-aware resizing of data chunks for replication
Printable and printed articles
TC-83-derived alphavirus vectors, particles and methods
  Randomly Featured Patents
Film winding detecting means for a camera including control means for controlling proper and accurate winding and rewinding of a film
Method of denoising signal mixtures
Hitch assembly for attaching a trailer to a bicycle
Active energy ray curable ink-jet ink and printed material used therewith
Gamut converting device and gamut converting method
Haptic feedback for touchpads and other touch controls
Liquid-crystal display
Uniform strain vibration damper
Multi-motion toothbrush
Compounds and compositions for delivering active agents