Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Electrowetting display devices with a reflective plate structure
Method and apparatus for executing load distributed printing
Power supply apparatus for light emitting diode
System, apparatus and method for enabling/disabling display data channel access to enable/disable high-bandwidth digital content protection
Providing a multi-tenant knowledge network
Remote ignition system for a vehicle and method for securing a remote ignition function
  Randomly Featured Patents
Seat routine equipment model
Multiple alarm system with low battery detection for controlling transmission and reception of an alarm signal
Herbicidal N-phenyl-N-methylurea derivatives
Amplified keyboard stand
Gaming machine having an accumulation/matching bonus
Composite lens system, and lens unit provided with such composite lens system, as well as image pickup device provided with such lens unit
Door installation and a locking device used therein
Pre-load jack system and method of driving element into the ground
Process for preparing 3-methyltetrahydrofuran
Method and compositions for helmintic, arthropod ectoparasitic and acaridal infections with novel agents