Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
UV liquid treatment system
Advanced joint detection in a TD-SCDMA system
Combined high and low frequency stimulation therapy
Methods and system for displaying segmented images
Mobile device case with storage compartment
Multi-port, gigabit SERDES transceiver capable of automatic fail switchover
Access control method, information display device using the same, and information display system
  Randomly Featured Patents
Method and apparatus for conveying metal plates
Multi-point representation
Method and apparatus for enhanced design of multi-tier systems
Remedies for ocular diseases
Porogens, porogenated precursors and methods for using the same to provide porous organosilica glass films with low dielectric constants
Communication system capable of automatically switching speech path via local area network to speech path via speech network
Torque tool and torque tool analyzer
Method and apparatus for implementing a multi-channel tunable filter
Memory device and memory data read method
Simplified water-cooled welding cable terminal