Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Method of making and using an alpha-glucanase composition to reduce or remove biofilm
Process for filtering interferograms obtained from SAR images acquired on the same area
Stability control system with body-force-disturbance heading correction
Promoting content
Method and apparatus for internet on-line insurance policy service
Image processing apparatus, image display apparatus, and image processing method
Head shield
  Randomly Featured Patents
Flexible size air conditioner
Semiconductor device and liquid crystal module using the same
Device and method for infusion of small molecule insulin mimetic materials
Flexible cable leader
Touch contact switch with arched switching film
Compact disc case
Copper base alloy containing titanium, antimony and chromium
Seals for cylindrical surfaces
Anode assembly for selectively plating interior surfaces of electrical terminals
Lateral bidirectional dual notch shielded FET