Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Authentication for social networking messages
Method and apparatus for controlling cardiac resynchronization therapy using cardiac impedance
Method for adjusting link speed and computer system using the same
Optical modulation element
Input device with photodetector pairs
Method and apparatus for executing load distributed printing
Method for implementing dynamic pseudorandom keyboard remapping
  Randomly Featured Patents
Method for routing of data packets and routing apparatus
Package for film product
Flat panel illuminator active transparency adapter
Data latch circuit and electronic device
Vacuum filter device
Method and apparatus for substrate biasing in multiple electrode sputtering systems
Sheet feeding device and image forming apparatus with lifting and air blowing units
Micro-electromechanical system based switching module serially stackable with other such modules to meet a voltage rating
Method of fabricating titanium alloys in foil form