Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Method for fabricating solar cell
Variable speed traffic control system
Control device for radiation imaging apparatus and control method therefor
Herbal composition for the treatment of wound healing, a regenerative medicine
Nonvolatile semiconductor memory device and method of manufacturing the same
Method and apparatus for detecting an intermittent path to a storage system
Imaging lens
  Randomly Featured Patents
Technique for referencing failure information representative of multiple related failures in a distributed computing environment
Spatially based transformation of spot colors
Heat treatment furnace and method of construction
Semiconductor device and method of forming stud bumps over embedded die
Micro-mechanically strained semiconductor film
Method for inspecting defects and an apparatus for the same
Processes for making poly (trimethylene terephthalate) yarns
Time-divison multiplex switching network with spatial switching stages
Production of a device comprising magnetic structures formed on one and the same substrate and having respective different magnetization orientations
Spring air lance hose, and vertical basket centrifuge including such hose, and methods of making and using