Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 4 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Storage system, control method therefor, and program
Case for electronic device
Nutritional supplement method
Conductor-mixed active electrode material, electrode structure, rechargeable battery, and manufacturing method of conductor-mixed active electrode material
Transmitting apparatus and retransmitting method
Area efficient through-hole connections
Paper product with surface pattern
  Randomly Featured Patents
Oil filter recycling container
Expandable TFE copolymers, method of making, and porous, expended articles thereof
Apparatus and method for reading a license plate
Method of making a linearity standard magnetic tape
Vinyl chloride plastisol compositions
Automatic document feeder
Safety device for lifting magnets
Antenna beam steering via beam-deflecting lens and single-axis mechanical rotator
Sealing device for the medullary cavity
Cylinder head gasket with seal coatings