Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Automatic adjustment of devices in a home entertainment system
Pixel structure of organic light emitting device
Method of and apparatus for recording motion picture, which generate encoded data with higher compression efficiency using a motion vector similarity
Collating device, collating method, and program
Feedback method and processing system for policy installation failures
Method and apparatus for variable accuracy inter-picture timing specification for digital video encoding
Nonvolatile semiconductor memory device and method for controlling the same
  Randomly Featured Patents
Bayonet saw
Methods for the preparation of liposomes comprising docetaxel
Method for optimization of an order for component mounting and apparatus for optimization of an order for component mounting
Dispersion compensation fiber
Switch having a temperature-dependent switching member and a substantially temperature-independent spring element
Delayed code parsing for reduced startup latency
Selector for AC magnetic inductive field receiver coils
Air current rectifier plate on an air spinning device
Resistive memory element sensing using averaging
Protective circuit for static inverter