Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Automated user interface adjustment
Method for preventing wheat from mycotoxin contamination
Content display monitor
Display module
Accordion bioreactor
Carrier for developing electrostatic charge image, developer for developing electrostatic charge image, image forming apparatus, and image forming method
Coordinate measuring device and method for measuring with a coordinate measuring device
  Randomly Featured Patents
Data processing apparatus, image recording apparatus, method of controlling data processing apparatus, method of controlling image recording apparatus and storage medium
Barrier material, apparatus, and method
Genetically engineered L-sorbose reductase-deficient mutants
Channel address control system for a virtual machine system
Elongated light tube
Method for giving electric conductivity to molded polymer article
Thermostat sensing tube with plastic spiral-cut insulator/protector
System for preventing undesired protective relay tripping actions due to coupling capacitor voltage transformer transients
Bag transfer device
Auto-focusing device