Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Soybean cultivar CL1013675
Virtual image display device and manufacturing method of virtual image display device
Universal handle extension for unloading butterfly valve for tank trailer or other vehicle
Image coding apparatus and image decoding apparatus
Circuit breakers
Method for transitioning between Ziegler-Natta and metallocene catalysts in a bulk loop reactor for the production of polypropylene
Plants and seeds of corn variety CV335662
  Randomly Featured Patents
Document transport and detection apparatus
Dental adhesive
Selective oxidation of carbon monoxide in a mixture
Vacuum treatment to remove vaporized liquid from unfrozen cellular substances while keeping the cell walls thereof intact
Methods of treating inflammatory bowel diseases by administering IL-11
Floor cleaning machine
Switching power converter with controlled startup mechanism
Air compressor with inlet diversion valve
Method of forming a semiconductor die with reduced RF attenuation
Orthopedic cushion