Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Dynamic random access memory address line test technique
Hologram generating device and hologram printer
Flexible bit field search method
Systems and methods of decoding data using soft bits at a non-binary decoder that uses probabilistic decoding
Backlight module and lamp socket structure thereof
Portion of headphones
Gas venting system
  Randomly Featured Patents
Electrophoretically transferring electropherograms to nitrocellulose sheets for immuno-assays
Magnetic pickup sensor
Allenic esters, process for preparation thereof and process for rearrangement thereof
Ring-opened azlactone initiators for atom transfer radical polymerization
Cylindrical filter element
Method and apparatus for providing broadband access conferencing services
Pool liner installation method and apparatus
Apparatus for selecting tablets
Process of correcting an image provided on a support which is subsequently submitted to a deformation process
Play set for toy vehicles