Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Method of and apparatus for recording motion picture, which generate encoded data with higher compression efficiency using a motion vector similarity
Geographically self-labeling access points
Single-wavelength correction method for luminescent homogeneous biological assay
Bad column management with bit information in non-volatile memory systems
Image forming apparatus
Helmet mandible
Methods and compositions for inhibition of neutrophil exocytosis
  Randomly Featured Patents
Casino game with multiple playing modes and wagering options
Braze blocking insert for liquid phase brazing operation
Hinge device
Wind and sun tolerant mesh
Toner transferring method and apparatus
Balance panel for an automobile
Tool case
Planar transmission line attenuator and switch
Acridin derivatives
Audio setup and use instructions