Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Surface-emitting laser light source using two-dimensional photonic crystal
Semiconductor device including a clock generating circuit for generating an internal signal having a coarse delay line, a fine delay line and a selector circuit
Monitoring device, monitoring method and non-transitory computer readable medium
Method and apparatus for a battery docking connector having reserve power for hot battery swap
Media identification system with fingerprint database balanced according to search loads
Methods and systems for adapting a user environment
Use of Lactobacillus for liver protection
  Randomly Featured Patents
System for learning control commands to robotically move a load, especially suitable for use in cranes to reduce load sway
Method and system for planning/guiding alterations to a bone
Shoe with weighing and step counting means
Accurate printing of proprietary mark patterns and colors
Valve-controlled internal combustion engine
Symmetrical data signal processing
Electrostatic precipitator
Print control device and print control method
Method for preparing flour doughs and products made from such doughs using lipase
Dynamic resistance device for a physical exerciser