Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Method of predicting a motion vector for a current block in a current picture
Vacuum cleaner
Aqueous flowable concentrate compositions of a microencapsulated dinitroaniline herbicide
Composite filtration membranes and methods of preparation thereof
Communication terminal, communication system, server apparatus, and communication connecting method
Nitride semiconductor laser device
Potato cultivar F10
  Randomly Featured Patents
Methods and apparatus to obtain anonymous audience measurement data from network server data for particular demographic and usage profiles
Methods to purify polymers
Servo-mechanism for controlling velocity and position of a controlled member
Coating thickness control
Heat exchanger fin with efficient material utilization
Process for the preparation of detergent compounds
Transmitter photonic integrated circuit (TxPIC) chip
System and method for stimulating multiple production zones in a wellbore with a tubing deployed ball seat
Impact-resistant polyester molding compounds
Method for eliminating telephone hold time