Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Differential ring oscillator and method for calibrating the differential ring oscillator
System and method for redirected firewall discovery in a network environment
Method and apparatus for modeling computer program behaviour for behavioural detection of malicious program
Photovoltaic system with integrated photovoltaic panel and battery
Bicyclic azaheterocyclic carboxamides
Method and system for implementing power detection
Wireless updating of hearing devices
  Randomly Featured Patents
Drywall knife
Data processing device and method for selecting data words contained in a dictionary
Picture frame molding
Method and device for communicating electrical positioning information of a final control element
Coplanarity inspection machine
Tri-carbamate-functional crosslinking agents
Electronic rotor pointing with high angular resolution
Optical display device having polarizing film
HIV replication inhibiting pyrimidines
Apparatus for treating package container blanks