Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Adrenomedullin and adrenomedullin binding protein for ischemia/reperfusion treatment
Techniques for performing data migration
Music synchronization arrangement
Remittance system with improved service for unbanked individuals
Global investment grade for natural and synthetic gems used in financial investments and commercial trading and method of creating standardized baskets of gems to be used in financial and comm
Method for avoiding inter-cell interference in multi-cell environment using multiple codebooks
Peptide toxin formulation
  Randomly Featured Patents
Countercurrent liquid-solid contacting apparatus
Polymeric article for transfer to a substrate
Code conversion arrangements for addresses to faulty memory locations
Fluid cassette for multiple input infusion system
Receiving device and analog-to-digital conversion device
Lateral insulated gate bipolar transistor having a retrograde doping profile in base region and method of manufacture thereof
Greensmower with powered, vertically adjustable lawn conditioning roller
Low-VOC leather
Steam turbine with heating steam extraction and power plant with steam turbine
Information storage medium, recording method, reproducing method, and reproducing apparatus