Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
2,5-disubstituted piperidine orexin receptor antagonists
Systems and methods for controlling phasing of advancing substrates in absorbent article converting lines
Visual indicator of online backup
Compounds and compositions for treating chemical warfare agent-induced injuries
Plants and seeds of hybrid corn variety CH817100
Architectural panel with bamboo rings light density embossed surface
Digital photographing apparatus and control method for evaluating validity of an auto-focus operation
  Randomly Featured Patents
Device and method for recovering anaesthetic during the use of inhaled anaesthetics
Method and device for incinerating combustion material
Sheet flow water quality monitoring device
5-Aryl-4-isoxazolecarboxylate-safening agents
Seat belt pretensioner
Cartridge for protecting optical recording media
Implantable acoustic sensor
Process for flexible cellular material preparation
Full-figured doll
Method and system for making known good semiconductor dice