Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Mobile terminal apparatus, radio base station apparatus and radio communication method
Method of manufacturing toner
Optical channel transport unit frames transmission having interleaved parity
High conductive water-based silver ink
Sense-amplifier monotizer
Transmission apparatus, receiving apparatus, method, and storage medium
  Randomly Featured Patents
Low residue cleaning solution for disinfecting wipes comprising a C8-10 alkyl polyglycoside
Catalytic destruction of halogenated hydrocarbons
Load dependent variable speed hydraulic unit
Regulating element for wristwatch and mechanical movement comprising one such regulating element
Keratinocyte growth factor receptor--tyrosine specific inhibitors for the prevention of cancer metastatis
Attachment apparatus to removably retain a charm on a bracelet without obstructing the view of gemstones on the bracelet
Top coat for acid catalyzed resists
Size-adjustable mounting frame for television screen protector
Folded mesh filter for particulates
Fuel injection system for injection carburetors