Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Horizontal card holder
Passive translational velocity measurement from optical information
Method and system for modularized configurable connector system for ethernet applications
System and method for reliable packet data transport in a computer network
Storage apparatus and storage apparatus management method performing data I/O processing using a plurality of microprocessors
Look up table (LUT) structure supporting exclusive OR (XOR) circuitry configured to allow for generation of a result using quaternary adders
Electric power supply system and electric power supply system for motor vehicle
  Randomly Featured Patents
Front bumper
Signal filtering system having adaptively cascaded filter stages for developing a variable bandwidth frequency characteristic
Language processing application system with status data sharing among language processing functions
Image sensors with improved signal to noise ratio
Liquid silicone rubber coating composition, curtain airbag, and its production method
Drilling tool and drilling method
Method and apparatus for distributed test pattern decompression
Apparatus, method and system for a ratioed NOR logic arrangement
Method of manufacturing microholes in a cathode substrate of a field emission display using anodic oxidation
Frequency synthesizer for transmitter receiver using a phase locked loop