Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Maintenance guidance display device, maintenance guidance display method, and maintenance guidance display program
Device for determining the absolute angular position of the steering wheel of an electric power-assisted steering column of a motor vehicle using weighted dynamic parameters of the vehicle
Switching device and electronic apparatus using the same
Fuel-based injection control
LED drive circuit
Liquid crystal display device
Multicolored light converting LED with minimal absorption
  Randomly Featured Patents
Method for heating biocompatible implants in a thermal packaging line
Booster circuit
Method for determining when a radio leaves a radio talk group
Pistol with two grips
Laboratory testing procedure
Carbon dioxide hydrocarbons separation process utilizing liquid-liquid extraction
Method for adhoc buffer
Crash barrier beam
Extractable modular cartridge
Small ship having outer shell formed by plastic deformation and method of producing same