Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Ventilated vacuum communication structure
Electronic device
Method and apparatus for displaying system status with a wide range of viewing angle
Solid-state image capture device and image capture apparatus
Target trading system and method
Semiconductor device and method of manufacturing the same
Reliable event broadcaster with multiplexing and bandwidth control functions
  Randomly Featured Patents
Multiple electronic device reorienting support
Method and machine for forming plush-loop warp knit fabric
Methods of forming void regions, dielectric regions and capacitor constructions
Methods, systems, and computer program products for implementing compact manufacturing models in electronic design automation
Beamforming circuitry
Locking device for threaded fasteners
Multiple layer interlayers having a gradient region
Offset rubber-blanket sleeve
Magnetoplasmadynamic apparatus for the separation and deposition of materials
Method of forming a thin film of copper