Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Backlight assembly, method for driving backlight assembly, and liquid crystal display having the same
Optical cable plug-in detection
Arbitration for memory device with commands
High-frequency-link power-conversion system having direct double-frequency ripple current control and method of use
Managing a packet service call within mobile communications user equipment
System and method for creating a build set and bill of materials from a master source model
  Randomly Featured Patents
Urinal holder for hospital overbed stand and the like
Bleaching compositions
Shared persistent objects
Global speech user interface
Mobile telephone having a portable telephone, vehicle-mounted booster, vehicle-mounted battery and a voltage regulator
Bicycle parts anti-theft device
Method of thematic classification of documents, themetic classification module, and search engine incorporating such a module
(Diaryl-methyl)-malononitriles and their use as estrogen receptor ligands
Image correction apparatus, image correction method, and image correction program
High performance signal structure with multiple modulation formats