Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Asynchronous loading of scripts in web pages
Associating objects in databases by rate-based tagging
Method and device for managing devices in device management system
Media identification system with fingerprint database balanced according to search loads
Check weigher comprising of a rotating weighing chute with an accumulating and a discharge position that calculates flow rate by measuring weight accumulated during a predetermined time interv
System and method for detecting an earth ground fault of an external power supply connected to a vehicle
Managing a spinlock indicative of exclusive access to a system resource
  Randomly Featured Patents
Optical waveguide structure as well as optical wave branching unit, optical wave combining unit, optical selector and optical wave combining and branching unit
Excitation system for a fast pulsed discharge
High volume fuel vapor release valve
Ratio control for continuously variable transmission
Surface marker buoy apparatus
Rolling-contact bearing equipped with a built-in device for detecting the speed of rotation
Method for mounting a replacement shock absorber
Process for preparing magnetic carbon black
Non-contact measurement of physical properties of continuously moving metal strip
Process for production of a bundle of hollow semi-permeable fibers