Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Preservation of liquid foods
Optical multiplexer/demultiplexer
Identifying multi-component carrier cells
Extensible, filtered lists for mobile device user interface
Playback device for stereoscopic viewing, integrated circuit, and program
Data portal for concurrent assessment
Liposomal nanoparticles and other formulations of fenretinide for use in therapy and drug delivery
  Randomly Featured Patents
Low resistance electrical pick-up and manufacture thereof
Apparatus for extracting valuable substances from a granular feedstock
Method for detecting sources of contamination in silicon using a contamination monitor wafer
Thunder cloud observation system
Semiconductor laser diode formed with window at cleavage facet and fabricating method thereof
Card game
System and method for an integrated disease management system
Recording tape cartridge and method of manufacturing said cartridge
Switch housing with magnetic roller plunger
Semiconductor memory device