Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Semiconductor unit having a power semiconductor and semiconductor apparatus using the same
Motion compensated overlay
Method for production of a thermoelectric apparatus
Hybrid fiber constructions to mitigate creep in composites
Systems and methods for managing and utilizing excess corn residue
System and method for ensuring compliance with organizational policies
System and method for operating an electric power converter
  Randomly Featured Patents
Buffer bypass circuit for reducing latency in information transfers to a bus
Integrated corner for ducted fan engine shrouds
Method of preparing perillyl alcohol and perillyl acetate
Multi-sensor autonomous control of unmanned aerial vehicles
Prefilled hypodermic syringe
Quick chains traction device for light and heavy duty trucks
Laser transmitting and receiving device
Optical displacement sensor
Hydrogen peroxide stabilizer and resulting product and applications