Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Instrumenting configuration and system settings
System and method for providing security in browser-based access to smart cards
Semiconductor devices and methods for changing operating characteristics and semiconductor systems including the same
Signal processor and signal processing method
Victim port-based design for test area overhead reduction in multiport latch-based memories
Process for shaping polymeric articles
Maize hybrid X08B748
  Randomly Featured Patents
Structures for preventing gate oxide degradation
Process for the preparation of oil-in-water emulsions
Postage meter machine with a chip card write/read unit and method for operating same
Light fixture
Double-headed swash-plate operated reciprocating piston type compressor with improved thrust bearing assemblies for the swash plate
Apoptosis-modulating proteins, DNA encoding the proteins and methods of use thereof
Vaporizer in a liquid material vaporizing and feeding apparatus
Lawn-garden sprinkler having a tripod support structure
Computer front bezel