Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Timing and cell specific system information handling for handover in evolved UTRA
Method for treating rheumatoid arthritis by administering an anti-IL-6 antibody and methotrexate
Transparent zebrafish and preparation method thereof
Stretchable elastic laminate having increased CD elongation zones and method of production
Door-activated entry light fixture
Control unit of a ride level control system, and ride level control system
Group greeting card
  Randomly Featured Patents
In-line centrifugal pump
Metal/fiber laminate and fabrication using a porous metal/fiber preform
Heavy duty scraper tool
Mounting substrate and electronic apparatus
Fused pentacyclic polyethers
Hair colorant compositions comprising 3-amino-2,6-dimethylphenol and 4-aminophenol-type developers, methods, and kits comprising the compositions
Stabilized slurry and process for preparing same
Carboxylic acid esters, methods for producing them and insecticides and/or acaricides containing them as an active ingredient
Energy storage system for both charging and discharging