Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
LED lighting module
Authentication service
Electronic device with a screen
Vertical axis wind turbines
Wireless communications apparatus and wireless communications method
  Randomly Featured Patents
GPS receiver with cross-track hold
Goblet with stem having flat sides
Anthurium plant named `Lipstick`
Gear pliers apparatus and method of use
Heat sink/heat spreader structures and methods of manufacture
Mobile storage rack for tray tables
Liquid crystal display with coupled frame and method of fabricating the same
Vibrating means in a power drill
Systems, circuits and methods for extending the detection range of an inspection system by avoiding circuit saturation
Processing aid system for polyolefins