Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Semiconductor device having trapezoidal shaped trenches
Implantable neuro-stimulation electrode with fluid reservoir
Control device with adjusting pulse width modulation function and the backlight module thereof
Configurable memory controller/memory module communication system
Cache memory control device, semiconductor integrated circuit, and cache memory control method
Semiconductor process
Motion compensated overlay
  Randomly Featured Patents
Sensing element for catalytic combustion type gas sensor
Drive for a movable furniture element
System and method for transferring wireless network access passwords
Access control
Composition, barrier film, and method for preventing contact dermatitis
Optical cross-connect utilizing metal/hydride mirrors
Method of determining shear stress employing a monomer-polymer laminate structure
Drill bit with improved cutter sizing pattern
Collapsible saw
Bridgeless embedded PCI computer system using syncronous dynamic ram architecture