Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Biaxially oriented hydrolysis-stable polyester film comprising epoxidized fatty acid derivatives and a chain extender, and process for production thereof and use thereof
Optical recording medium, and method for producing optical recording medium
Electronic device and printed circuit board
Scalable header extension
Adaptive non-positive inductor current detector (ANPICD)
Method and device for operating a vehicle having a hybrid drive
Method and apparatus for reducing and controlling highway congestion to save on fuel costs
  Randomly Featured Patents
Method and apparatus for encoding and decoding high frequency signal
Wall inserted step or hand box
Method and system for improving scanned image detail
High-production rotary furnace steelmaking
Methods and apparatus for peer discovery in a communications system
Optical assembly comprising optical fiber coupling means
Methods for synchronizing in a wide band code division multiple access communication system
Ergonomic handle
Biaryl compounds useful as anticancer agents
Bicycle suspension