Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Spectral sensor for checking documents of value
Portable electronic device holder and tether
Toner for developing electrostatic charge image, electrostatic charge image developer, toner cartridge, process cartridge, image forming method, and image forming apparatus
Systems and methods for dissipating an electric charge while insulating a structure
Image forming apparatus and control method therefor
Automatic detection of image degradation in enhanced vision systems
Method and apparatus for controlling peak amplifier and doherty power amplifier
  Randomly Featured Patents
Oil lamp
Oxidation resistant titanium-base alloy
Filter cartridge and method of manufacturing the filter cartridge
Image correction apparatus and method, and image correction program
Hollow sheet metal nail
Memory circuit with supply voltage flexibility and supply voltage adapted performance
Method of optimizing a machine that cuts material
Cigarette casing having a button-actuated lever ejector
Machine for manufacturing plastics bottles and other hollow articles
Urea derivatives