Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Mechanical and moisture protection apparatus for electronic devices
System and method for wireless messaging in a wireless communication system
Embedded bonding pad for image sensors
Portable computer
Printing apparatus having extendable functionality and method thereof
Request routing based on class
System and method for providing security in browser-based access to smart cards
  Randomly Featured Patents
Cleanerless image forming apparatus
Reinforced article and method of making
Cellulase preparation comprising an endoglucanase enzyme
Apparatus for equalizing the pressure in the middle ear
Hydrolases, nucleic acids encoding them and methods for making and using them
Image display device, storage device, image display system and network setup method
Real-time dynamic modification of service-oriented systems using annotations to specify real-time system constraints
Method of selecting least weight routes in a communications network
Stress dissolving refreshment system
Mass transfer device having a hollow fiber bundle