Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Electrophoresis display having touch screen and method for driving the touch screen
Mirac proteins
Flat panel display device and stereoscopic display device
Device chip carriers, modules, and methods of forming thereof
System for and method of providing single sign-on (SSO) capability in an application publishing environment
Method and assembly for determining the temperature of a test sensor
Buffer pool extension for database server
  Randomly Featured Patents
Chemical mechanical polishing apparatus and method having a rotating retaining ring
Watch strap
Multi-stage delay clock generator
Prevention of regression in thermal ciliary muscle tendinoplasty
Process for treatment of detergent-containing radioactive liquid wastes
Article display
Expandable sand control screen and method for use of same
Moulding compositions including an unsaturated polyester
Chemical process for preparing L 17392 (deglucoteicoplanin) and its salts
Icon for a portion of a display screen