Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Providing user interfaces and window previews for hosted applications
Stable liquid VEGF antagonist formulations
Multilayered material sheet and process for its preparation
Method and system for blocking hazardous information
Electronic devices with voice command and contextual data processing capabilities
Method of sending CTI messages in a communication system
Method and system for an integrated host PCI I/O bridge and dual port gigabit ethernet controller
  Randomly Featured Patents
Dynamic motion control
Laser processing method and laser processing device
Method for manufacturing a semiconductor device
Method and system for steering an articulated combine
Systems and methods for coding even fields of interlaced video sequences
Cap with hinged vent flaps in visor
Control panel for satellite television system
Boot for a skating apparatus
Direct image processing of printed circuits boards
Intake system of a multi-cylinder internal combustion engine with exhaust gas recirculation