Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Crowd validated internet document witnessing system
Positive electrode for secondary battery, and secondary battery
Multipoint photonic doppler velocimetry using optical lens elements
Magnetic resonance imaging apparatus for use with radiotherapy
Using rule induction to identify emerging trends in unstructured text streams
Energy drink package
Data unit receiver and sender control method
  Randomly Featured Patents
Power converter device having starting circuits and a method for starting the power converter device
Table top golf game
2-fluoroacrylate ester polymers and use thereof as optical materials
Method and apparatus for soil remediation with superheated steam thermal desorption and recycle
Ergonomic fingerprint reader housing
Vehicle motion indicator
Semiconductor devices and methods of forming the same
Enclosure for small animals
Physically realistic computer simulation of medical procedures
Artificial fireplace logs