Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Electronic component and reflected-wave cancelling method
Information processing apparatus, non-transitory computer-readable recording medium, and information processing method
Sound producing apparatus for vehicle
Imidazolidine-2,4-dione derivatives, and use thereof as a cancer drug
RFID reader revocation checking using low power attached displays
Semiconductor unit having a power semiconductor and semiconductor apparatus using the same
MEMS autofocus actuator
  Randomly Featured Patents
Secondary arc chute and electrical switching apparatus incorporating same
Block test stand
Electrical conduit
Detection of nucleic acid sequence differences using the ligase detection reaction with addressable arrays
Obtaining extended queue measurement data for a range of logical control unit queues
Network system
IR(voltage) drop analysis in integrated circuit timing
Mechanically energized electromagnetic service connector system
Refrigerant recovery and purification system
Liquid jet and recovery system for immersion lithography