Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Rotating device
Systems and methods for minimization or elimination of diffusion effects in a microfluidic system
Asymmetric switching rectifier
Power-on reset circuit
Method and apparatus for providing contention-based resource zones in a wireless network
Interaction analysis and prioritization of mobile content
LED lamp including heat dissipator
  Randomly Featured Patents
Absorption-type air-conditioning apparatus with by-pass pipe leading from phase separator to absorption chamber
Internal combustion engine of hydrogen gas
Motorized table apparatus and microscope stage
Radiation detection apparatus
Multisectional bus in radio base station and method of using such a radio base station
Dihydrooxazol-2-amine derivatives
Liquid formulations of 1,2-benzisothiazolin-3-one
Hair bead retainer
Bearing assembly and auxiliary bearing seal
Device for unrolling one-sided self-adhesive material located on a roll