Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Antenna support device
Nanocatalysts structure, process for the preparation and use thereof
Flexible organic light emitting device and manufacturing method thereof
Parameter decoding apparatus and parameter decoding method
Light fitting
Systems and methods for implementing pressure sensitive keyboards
Provision of downlink packet access services to user equipment in spread spectrum communication network
  Randomly Featured Patents
Web service generation
Forward error correction mapping and de-mapping techniques
Catheter for the delivery of therapeutic agents to tissues
Automobile door lock operating tool
Heteroaryl derivatives and their use as medicaments
Method of making styrene-type polymer comprising suspension polymerization conducted in aqueous medium containing combination of polyvinyl alcohol and sulfonated polystyrene or sulfonated
Hydraulic fluid pressure control system for use with power assist steering
Plate for light shielding blade
System and method for real-time pricing with volume discounting
Multicolor light valve imaging apparatus having electrode constructions for uniform transmission