Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Method for treating oncological diseases
Intermediate film for laminated glasses, and laminated glass
Nacelle cover
Undercabinet plug-in mount
Methods, systems and computer program products for importing data from an edge router to a network management system
Piano keyboard with key touch point detection
  Randomly Featured Patents
Toy car
Geolocation mapping of network devices
Method of preparing metal thin film having excellent transferability
Sounding toy with pop-out action
Adjustable boat fenders system
Control system for an automatic transmission for a vehicle
Asbestos free adhesive insulation
Signal analysis process
Lithographic apparatus, device manufacturing method and a substrate
Authentication and encryption utilizing command identifiers