Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Dose escalation enzyme replacement therapy for treating acid sphingomyelinase deficiency
Television with a stand
Rose plant named `ESM R044`
Water purification using energy from a steam-hydrocarbon reforming process
Stretchable elastic laminate having increased CD elongation zones and method of production
Memory circuit and method of forming the same using reduced mask steps
Intralevel conductive light shield
  Randomly Featured Patents
Programming of cyclical machines
Glycosyltransferases for biosynthesis of oligosaccharides, and genes encoding them
Locking apparatus for resin moulded product
Method for microprocessor test insertion reduction
Signal transmission system for machine tools, inspection machines, and the like
Abrasive tools
Synchronous frequency-to-voltage converter for doppler apparatus
Dual flush toilet
User controlled graphics object movement based on a amount of joystick angular rotation and point of view angle