Resources Contact Us Home
Address multiplex semiconductor memory device for enabling testing of the entire circuit or for only partial components thereof

Image Number 10 for United States Patent #5726994.

A memory array is logically and/or physically divided into a plurality of blocks to allow test by individual blocks. When a plurality of column address strobe signals are provided and memory accessing is made by a plurality of bits to the memory array corresponding to the column address strobe signal, tests are independently conducted for each memory array by using the column address strobe signal.

  Recently Added Patents
Attribute information providing system
Segmented display panel and camera with segmented display
Wireless communications apparatus and wireless communications method
Context data in UPNP service information
Ionic compound, anti-static pressure-sensitive adhesive and polarizer comprising the same
Non-volatile memory array and device using erase markers
  Randomly Featured Patents
Miniature microwave plasma torch application and method of use thereof
Energy-dissipating overflow-type protection system on dikes and/or jetties
Stackable semiconductor package with solder on pads on which second semiconductor package is stacked
Apparatus for performing timer management regarding a system timer scheduler service, and associated method
Vertical blind
Installation for the supply of oxygen to hospitals and the like
Waste collecting box
Flexible type fishing lure
Transistor device with reduced gate resistance