Resources Contact Us Home
Semiconductor memory device having a redundant memory cell

Image Number 16 for United States Patent #5706231.

NMOS transistors are arranged between bit lines included in a memory cell array and a node supplied with a power supply potential. The NMOS transistor corresponding to a defective column to be replaced with a redundant memory cell column is turned of in a standby mode. In the standby mode, therefore, it is possible to reduce a current flowing from a power supply for a power supply potential to a word line at a ground potential through the NMOS transistor, the bit line and a short-circuited portion between the bit line and the word line.

  Recently Added Patents
Storage device having clock adjustment circuitry with firmware-based predictive correction
Method and apparatus for providing contention-based resource zones in a wireless network
Systems and methods for adaptive blind mode equalization
Technique for manufacturing bit patterned media
Near-field transducers for focusing light
Garden tool handle
Image generation device with optimized dose control
  Randomly Featured Patents
Frit-sealing apparatus for cathode-ray tube
Memory paging system and method including compressed page mapping hierarchy
Method for inserting parity to frame control header
Method and apparatus for the incorporation of additives into plastics materials
Cap for writing instruments
Electromechanical brake with self-boosting and varying wedge angle
Positive retaining pivot pin
Emergency button assembly for a handheld radio
Method and apparatus for detecting impending earthquakes
Optical module