Resources Contact Us Home
Semiconductor memory device having a redundant memory cell

Image Number 15 for United States Patent #5706231.

NMOS transistors are arranged between bit lines included in a memory cell array and a node supplied with a power supply potential. The NMOS transistor corresponding to a defective column to be replaced with a redundant memory cell column is turned of in a standby mode. In the standby mode, therefore, it is possible to reduce a current flowing from a power supply for a power supply potential to a word line at a ground potential through the NMOS transistor, the bit line and a short-circuited portion between the bit line and the word line.

  Recently Added Patents
Methods of synthesizing heteromultimeric polypeptides in yeast using a haploid mating strategy
Controlling transmission resources in mobile radio systems with dualtransfer mode
System for collecting computer application usage data of targeted application programs executed on a plurality of client devices
Image processing apparatus and image processing method
PMI feedback with codebook interpolation
Liquid low temperature injection molding process
Data storage device and block selection method for a flash memory
  Randomly Featured Patents
Bedding foundation support module
Bicycle water bottle clip assembly
Lint remover
Cache entry selection method and apparatus
Semiconductor processing method for providing large grain polysilicon films
Soybean cultivar 3460637
Printer and peripheral apparatus of a computer for printing and storing images
Method and apparatus for supporting diverse interaction paths within a multimedia communication center
Millimeter-wave quasi-optical planar balanced mixer