Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Computer having a parallel operating capability










Image Number 12 for United States Patent #5680637.

A RISC processor is arranged to reduce a code size, make the hardware less complicated, execute a plurality of operations for one machine cycle, and enhance the performance. The processor is capable of executing N instruction each having a short word length for indicating a single operation or an instruction having a long word length for indicating M (N<M) operations. When the number of operations to be executed in parallel is large, the long-word instruction is used. When it is small, the short-word instruction is used. A competition between the long-word instructions is detected by hardware and a competition between the short-word instructions only is detected by software. The simplification of the hardware brings about improvement of a machine cycle, improvement of a code cache hit ratio caused by the reduction of a code size and increase of the number of operations to be executed in parallel for the purpose of enhancing the performance.








 
 
  Recently Added Patents
Transitional replacement of operations performed by a central hub
Transmission apparatus and network protection method
Direct mode adapter based shortcut for FCoE data transfer
Image processing device, image processing method, and program
System and methods for obstacle mapping and navigation
Integrated control system for stability control of yaw, roll and lateral motion of a driving vehicle using an integrated sensing system to determine longitudinal velocity
Method for indicating the process of leaving a parking space
  Randomly Featured Patents
Differential pulse code modulation scheme incorporating a reconstructed value constrainer
Three dimensional geological model construction
Apparatus and method for degassing a liquid or pasty medium in a machine for producing and/or upgrading a fiber material web
Dish, glass and silverware handling cart
Method of synthesizing fenofibrate
Reduced gate delay multiplexed interface and output buffer circuit for integrated circuit devices incorporating random access memory arrays
Set of lens system
Method of, and receiver for, detecting the presence of data
Method of a comprehensive sequential analysis of the yield losses of semiconductor wafers
Checking gage model and method of making the same