Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Computer having a parallel operating capability










Image Number 12 for United States Patent #5680637.

A RISC processor is arranged to reduce a code size, make the hardware less complicated, execute a plurality of operations for one machine cycle, and enhance the performance. The processor is capable of executing N instruction each having a short word length for indicating a single operation or an instruction having a long word length for indicating M (N<M) operations. When the number of operations to be executed in parallel is large, the long-word instruction is used. When it is small, the short-word instruction is used. A competition between the long-word instructions is detected by hardware and a competition between the short-word instructions only is detected by software. The simplification of the hardware brings about improvement of a machine cycle, improvement of a code cache hit ratio caused by the reduction of a code size and increase of the number of operations to be executed in parallel for the purpose of enhancing the performance.








 
 
  Recently Added Patents
Method of motion correction in optical coherence tomography imaging
Turbulence sensor and blade condition sensor system
Projection-type video-image display apparatus
Antibodies to OX-2/CD200 and uses thereof
Reading apparatus and reading method
Liquid crystal display panel
Portable stand
  Randomly Featured Patents
Pipe latch circuit of multi-bit prefetch-type semiconductor memory device with improved structure
Liquid crystal film structures with phase-retardation surface regions formed therein
Providing a multi-tier enterprise level application
Automobile tire
Process for separating para-xylene from a C.sub.8 and C.sub.9 aromatic mixture
Semiconductor strain sensor and manufacturing method thereof
Battery cooling structure
Panoramic afocal attachment
Vibration generator with adjustable eccentric weight
Using an L2 directory to facilitate speculative loads in a multiprocessor system