Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Multi-processor resource locking mechanism with a lock register corresponding to each resource stored in common memory










Image Number 3 for United States Patent #5669002.

A method and apparatus to reduce bus usage and to increase resource locking protocol compatibility within a heterogeneous processing environment. Lock indicators are maintained in stores designated as lock registers and access to a resource is gained by any processor depending upon the status of a lock register associated with that resource. Access to a locked resource is barred to all but the locking processor, and only the processor which has set a lock can use or release that locked resource. A lock register controller controls the contents of the lock registers. A given processor P1-PN is identified by a unique ID vector G1-GN. These vectors are used to indicate both that a resource is locked and to indicate the identity of the locking processor. An unlocked resource is identified by a status vector (G.O slashed.). In a preferred embodiment, acquisition of exclusive access to an available resource is obtained with a simple read command; release of exclusive access is achieved with a simple write executed by the processor which has set the lock. By convention, processors will not access a resource requiring exclusive access until an inquiry of the associated lock register returns the G.O slashed. vector to the inquiring processor.








 
 
  Recently Added Patents
Linear book scanner
Resistor and manufacturing method thereof
Methods and apparatus for preserving privacy in an RFID system
Use of Lactobacillus for liver protection
Method and system for generating and displaying an interactive dynamic selective view of multiply connected objects
Cycloalkylamine substituted isoquinoline and isoquinolinone derivatives
Press nut
  Randomly Featured Patents
Speed control system for small size D-C electric motor
Repair circuit and method of repairing defects in a semiconductor memory device
Methods of etching oxide, reducing roughness, and forming capacitor constructions
Method of signalling uplink information
Hangrod system
Transgenic animal model for alzheimer's disease
Method and apparatus for selectively classifying poultry eggs
Recycle process for polycondensation resins
Signal communication coordination
Transport pipe for solid materials