Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
High performance superscalar microprocessor including a dual-pathway circuit for converting cisc instructions to risc operations










Image Number 12 for United States Patent #5664136.

A superscalar microprocessor is provided which includes a integer functional unit and a floating point functional unit that share a high performance main data processing bus. The integer unit and the floating point unit also share a common reorder buffer, register file, branch prediction unit and load/store unit which all reside on the same main data processing bus. Instruction and data caches are coupled to a main memory via an internal address data bus which handles communications therebetween. An instruction decoder is coupled to the instruction cache and is capable of decoding multiple instructions per microprocessor cycle. Instructions are dispatched from the decoder in speculative order, issued out-of-order and completed out-of-order. Instructions are retired from the reorder buffer to the register file in-order. The functional units of the microprocessor desirably accommodate operands exhibiting multiple data widths. High performance and efficient use of the microprocessor die size are achieved by the sharing architecture of the disclosed superscalar microprocessor.








 
 
  Recently Added Patents
Anti-phishing system and method
Co-map communication operator
Variable delay line for delay locked loop
Switchable memory diodes based on ferroelectric/conjugated polymer heterostructures and/or their composites
Hand sign
Table base
Identification of websites that break out of frames
  Randomly Featured Patents
Coating applicator
Pteridine nucletide analogs as fluorescent DNA probes
Network system, network server and terminal device
Vehicle grill pattern
Golden and burgundy variegated pigmy Barberry plant named `Goruzam`
Method and apparatus for merging vertical documents with horizontal documents
High volume liquid containment system for ships
Variable stroke engine
Electronic article surveillance alarming tag having a lanyard
Signal selection apparatus and method thereof