Resources Contact Us Home
High performance superscalar microprocessor including a dual-pathway circuit for converting cisc instructions to risc operations

Image Number 12 for United States Patent #5664136.

A superscalar microprocessor is provided which includes a integer functional unit and a floating point functional unit that share a high performance main data processing bus. The integer unit and the floating point unit also share a common reorder buffer, register file, branch prediction unit and load/store unit which all reside on the same main data processing bus. Instruction and data caches are coupled to a main memory via an internal address data bus which handles communications therebetween. An instruction decoder is coupled to the instruction cache and is capable of decoding multiple instructions per microprocessor cycle. Instructions are dispatched from the decoder in speculative order, issued out-of-order and completed out-of-order. Instructions are retired from the reorder buffer to the register file in-order. The functional units of the microprocessor desirably accommodate operands exhibiting multiple data widths. High performance and efficient use of the microprocessor die size are achieved by the sharing architecture of the disclosed superscalar microprocessor.

  Recently Added Patents
Related news articles
Digital photographing apparatus, method of controlling the same, and recording medium for the method
Catheter with multiple electrode assemblies for use at or near tubular regions of the heart
Collaborative image capture
Semiconductor overlapped PN structure and manufacturing method thereof
Radio transmitter and radio receiver with channel condition assessment
High-speed comparator with asymmetric frequency response
  Randomly Featured Patents
Closer/holder with access slit
Light grenade
Cooking stove
Reinforcement of glass substrates in flexible devices
Window jamb assembly
Area and power efficient architectures of time deinterleaver for ISDB-T receivers
Method and system for releasing a voice response unit from a protocol session
Method and apparatus for encoding and decoding using wavelet-packets
Method and device for dynamic deployment of trust bridges in an ad hoc wireless network
Formwork system for forming transitions of reinforcement between concrete components and/or as termination of concrete formworks