Resources Contact Us Home
High performance superscalar microprocessor including a dual-pathway circuit for converting cisc instructions to risc operations

Image Number 12 for United States Patent #5664136.

A superscalar microprocessor is provided which includes a integer functional unit and a floating point functional unit that share a high performance main data processing bus. The integer unit and the floating point unit also share a common reorder buffer, register file, branch prediction unit and load/store unit which all reside on the same main data processing bus. Instruction and data caches are coupled to a main memory via an internal address data bus which handles communications therebetween. An instruction decoder is coupled to the instruction cache and is capable of decoding multiple instructions per microprocessor cycle. Instructions are dispatched from the decoder in speculative order, issued out-of-order and completed out-of-order. Instructions are retired from the reorder buffer to the register file in-order. The functional units of the microprocessor desirably accommodate operands exhibiting multiple data widths. High performance and efficient use of the microprocessor die size are achieved by the sharing architecture of the disclosed superscalar microprocessor.

  Recently Added Patents
System for collecting computer application usage data of targeted application programs executed on a plurality of client devices
Method for dynamic multi-level pricing for wireless communications according to quality of service
Solid-state imaging device and method for manufacturing the same
Philanthropy management apparatus, system, and methods of use and doing business
Display for gloves
Pattern data conversion for lithography system
Systems and methods for performing live chat functionality via a mobile device
  Randomly Featured Patents
Delivery systems and methods of implantation for replacement prosthetic heart valves
System and method for network permissions evaluation
System for calculating compliance and cardiac hemodynamic parameters
System and method for automated order entry on short queues
Gate drive for insulated gate device
Computer data storage device
Mobile radio handover determination based on rise/fall of signal quality as a function of time
Vehicle brake fluid pressure control apparatus
Vanity mirror of sun visor for automotive vehicle
Motor stator winding method and winding device