Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
High performance superscalar microprocessor including a dual-pathway circuit for converting cisc instructions to risc operations










Image Number 12 for United States Patent #5664136.

A superscalar microprocessor is provided which includes a integer functional unit and a floating point functional unit that share a high performance main data processing bus. The integer unit and the floating point unit also share a common reorder buffer, register file, branch prediction unit and load/store unit which all reside on the same main data processing bus. Instruction and data caches are coupled to a main memory via an internal address data bus which handles communications therebetween. An instruction decoder is coupled to the instruction cache and is capable of decoding multiple instructions per microprocessor cycle. Instructions are dispatched from the decoder in speculative order, issued out-of-order and completed out-of-order. Instructions are retired from the reorder buffer to the register file in-order. The functional units of the microprocessor desirably accommodate operands exhibiting multiple data widths. High performance and efficient use of the microprocessor die size are achieved by the sharing architecture of the disclosed superscalar microprocessor.








 
 
  Recently Added Patents
Memory management configuration
Uplink synchronization management in wireless networks
Vending machine
Weighted determination in configuration management systems
Imaging lens
Header rail for a shower screen or the like
Ni-, Co-, and Mn- multi-element doped positive electrode material for lithium battery and its preparation method
  Randomly Featured Patents
Surface acoustic wave device
Method and apparatus for mitigating the effects of cross correlation in a GPS receiver
Method and apparatus for testing memory devices
Paper trimmer
Semiconductor memory device
Antibacterial hydrazono cephalosporins
Process for the preparation of furo(3,4-e)-as-triazines
Dynamic sub-array group selection scheme
LCD monitor
Method and apparatus for high rate, uniform plasma processing of three-dimensional objects