Resources Contact Us Home
Battery disposal and collection apparatus

Image Number 17 for United States Patent #5651821.

The battery disposal and collection apparatus includes a terminal connection having a terminal electrode pressed by a pressing structure on an upper cover, a battery guide case having a battery container to which the terminal electrode is inserted when the upper cover is closed, and which contains batteries, a rotary plate having an electrode terminal and a battery dropping hole on the plane of a rotary plate under the battery guide case. The electrode terminal contacts the terminal of a battery at the side opposite to the one at the terminal electrode when the terminal of the battery contained in the battery container contacts the terminal electrode. A battery discharger discharges current flowing between the terminal electrode contacting the terminal of the battery contained in the battery container and the electrode terminal. A battery receiver stores the battery which is discharged by the battery discharger and dropped through the battery dropping hole of the rotary plate.

  Recently Added Patents
Apparatus and method for phase synchronization in radio frequency transmitters
Method of making an array of nucleic acid colonies
Ultrathin fluid-absorbent cores
Switch redundancy in systems with dual-star backplanes
Method and system for an integrated host PCI I/O bridge and dual port gigabit ethernet controller
Managing multiple web services on a single device
Arbitration for memory device with commands
  Randomly Featured Patents
Imaging apparatus having discontinuous lens reference surfaces and method of assembling the imaging apparatus
Direct methanol type fuel cell
Aminooxy-containing linker compounds for formation of stably-linked conjugates and methods related thereto
Selector mechanism for an automatic transmission vehicle
Certain substituted 4-benzoyl-3,5-dioxotetrahydropyrans and thiopyrans
Beta type stirling cycle device
Methods and systems of scanning an input device having multiple key switches
Method and circuit configuration for digitizing a signal in an input buffer of a DRAM device