Resources Contact Us Home
Clock recovery circuit of demodulator

Image Number 15 for United States Patent #5651031.

A clock recovery circuit capable of outputting decision point data without causing any slip of a recovered clock in the case of operation in a continuous mode in a demodulator in which received signals are sampled by a fixed frequency clock to obtain the recovered clock and symbol data are demodulated by using this recovered clock. A shift register stores digital received signals obtained by an A/D conversion of quasi-coherent detection received signals, and a clock phase estimator calculates an estimated phase difference between an output value of a phase generator operated by the fixed frequency clock and a symbol clock of the received signals and outputs timing information and phase information of a decision point for discriminating the data of the received signals. An interpolator inputs the output signal of the clock phase estimator, takes in the digital received signals from the shift register and calculates decision point data by interpolation to output the same. The interpolator operates at the same cycle as the symbol clock on an average.

  Recently Added Patents
Method for testing multi-chip stacked packages
Vehicle inertial sensor systems
Flavonoid dimers and methods of making and using such
Method for using a super-slippery thin layer characterized by the method for making same
Reduced sorbent utilization for circulating dry scrubbers
Modular utility rack
Methods and systems for representing missed approach information in perspective view on a cockpit display
  Randomly Featured Patents
Paper dispenser
Low NOX cogeneration process
Exercise system comprising rocking chair and footstool
Detecting a relative level of an ultrasound imaging contrast agent
Pretreatment of coal-derived liquid to improve magnetic separation of solids
Digital communication apparatus and method
Silane coating composition for ambient cure
Tamper resistant circuit boards
High frequency power transistor having reduced interconnection inductance and thermal resistance
Method and apparatus for zero drift compensation in a leak detector using a trace gas detector circuit