Resources Contact Us Home
Clock recovery circuit of demodulator

Image Number 15 for United States Patent #5651031.

A clock recovery circuit capable of outputting decision point data without causing any slip of a recovered clock in the case of operation in a continuous mode in a demodulator in which received signals are sampled by a fixed frequency clock to obtain the recovered clock and symbol data are demodulated by using this recovered clock. A shift register stores digital received signals obtained by an A/D conversion of quasi-coherent detection received signals, and a clock phase estimator calculates an estimated phase difference between an output value of a phase generator operated by the fixed frequency clock and a symbol clock of the received signals and outputs timing information and phase information of a decision point for discriminating the data of the received signals. An interpolator inputs the output signal of the clock phase estimator, takes in the digital received signals from the shift register and calculates decision point data by interpolation to output the same. The interpolator operates at the same cycle as the symbol clock on an average.

  Recently Added Patents
Clothes hanger
Reliable event broadcaster with multiplexing and bandwidth control functions
Method for manufacturing a substrate for a display device
System and method for deposition in high aspect ratio magnetic writer heads
Protecting information written to recording medium
Predicting popularity of electronic publications
Anti-slip strip for vehicle running boards
  Randomly Featured Patents
[Method of motion detection for 3D comb filter video decoder]
Side release buckle
Containment apparatus
Bathtub splash guard assembly
Method for making materials having artificially dispersed nano-size phases and articles made therewith
Method and apparatus for conditioning fluid flow
Recording and/or reproducing apparatus
Lamb wave device
Web bridged energy management system and method