Resources Contact Us Home
Clock recovery circuit of demodulator

Image Number 15 for United States Patent #5651031.

A clock recovery circuit capable of outputting decision point data without causing any slip of a recovered clock in the case of operation in a continuous mode in a demodulator in which received signals are sampled by a fixed frequency clock to obtain the recovered clock and symbol data are demodulated by using this recovered clock. A shift register stores digital received signals obtained by an A/D conversion of quasi-coherent detection received signals, and a clock phase estimator calculates an estimated phase difference between an output value of a phase generator operated by the fixed frequency clock and a symbol clock of the received signals and outputs timing information and phase information of a decision point for discriminating the data of the received signals. An interpolator inputs the output signal of the clock phase estimator, takes in the digital received signals from the shift register and calculates decision point data by interpolation to output the same. The interpolator operates at the same cycle as the symbol clock on an average.

  Recently Added Patents
Integrated process for the manufacture of fluorinated olefins
Notebook computer
Geographically self-labeling access points
Complete context search system
System and method for evaluating equipment rack cooling performance
Antitumoral compounds
Input device with photodetector pairs
  Randomly Featured Patents
Fine-particle bi-sr-ca-cu-o having high phase purity made by chemical precipitation and low-pressure calcination method
High coefficient golf ball core
Apparatus for opening envelopes
Valve for sequential chemical operations
Intake system
Compact terminal assembly for power converters
Heat reflecting sandwich plate
Mach-zehnder type interferometer
Silver halide color photographic material
Machine for radiusing the corners of glass sheets