Resources Contact Us Home
Clock recovery circuit of demodulator

Image Number 15 for United States Patent #5651031.

A clock recovery circuit capable of outputting decision point data without causing any slip of a recovered clock in the case of operation in a continuous mode in a demodulator in which received signals are sampled by a fixed frequency clock to obtain the recovered clock and symbol data are demodulated by using this recovered clock. A shift register stores digital received signals obtained by an A/D conversion of quasi-coherent detection received signals, and a clock phase estimator calculates an estimated phase difference between an output value of a phase generator operated by the fixed frequency clock and a symbol clock of the received signals and outputs timing information and phase information of a decision point for discriminating the data of the received signals. An interpolator inputs the output signal of the clock phase estimator, takes in the digital received signals from the shift register and calculates decision point data by interpolation to output the same. The interpolator operates at the same cycle as the symbol clock on an average.

  Recently Added Patents
Image forming apparatus
Control method and allocation structure for flash memory device
Feature-based autocorrection
Toy ball
Method and apparatus for networked modems
Method for manufacturing semiconductor device
Method and apparatus for focusing electrical stimulation in the brain during electro-convulsive therapy
  Randomly Featured Patents
Master cylinder for a hydraulic brake system and steering brake system
Terpene derivatives and perfume compositions containing them
Control stick mechanism
Distributed lighting system with fiber optic controls
Systems and methods of authoring a multimedia file
Blade-type tool holder for cutting inserts
Method of treating natural gas to remove ethane and higher hydrocarbons
Apparatus and method of measuring workpieces
Tracking error signal forming circuit
Production of phenols