Resources Contact Us Home
Clock recovery circuit of demodulator

Image Number 15 for United States Patent #5651031.

A clock recovery circuit capable of outputting decision point data without causing any slip of a recovered clock in the case of operation in a continuous mode in a demodulator in which received signals are sampled by a fixed frequency clock to obtain the recovered clock and symbol data are demodulated by using this recovered clock. A shift register stores digital received signals obtained by an A/D conversion of quasi-coherent detection received signals, and a clock phase estimator calculates an estimated phase difference between an output value of a phase generator operated by the fixed frequency clock and a symbol clock of the received signals and outputs timing information and phase information of a decision point for discriminating the data of the received signals. An interpolator inputs the output signal of the clock phase estimator, takes in the digital received signals from the shift register and calculates decision point data by interpolation to output the same. The interpolator operates at the same cycle as the symbol clock on an average.

  Recently Added Patents
Recombinant vectors for use in position-independent transgene expression within chromatin
Methods and systems to reduce a number of simulations in a timing analysis
Terminal device and image printing method
Non-aqueous solution process for the preparation of cross-linked polymers
Translucent internal graphics enhancement
Headset systems and methods
Smooth silicon-containing films
  Randomly Featured Patents
Alignment tool and method for aligning large machinery
Multilevel optical signal transmitter
Method of making a paper overlaid structure
Concentric electrode DC arc systems and their use in processing waste materials
Screening apparatus
Method for increasing the width of a cast piece
Cufflink for a casual shirt
Herbicidal 2-methyl-4-phenyl-5-isoxazolinones
Front portion of an automobile