Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Bit-mapped on-screen-display device for a television receiver










Image Number 4 for United States Patent #5640502.

In order to increase the speed of the transfer of control data to an OSD circuit, and to eliminate "holes" in memory caused by the use of memory mapped registers, dual use is made of the serial data port of the OSD circuit to accomplish two distinct tasks, serial transfer of graphics data and serial transfer of the control data. The on-screen display apparatus includes an OSD circuit for generating an graphics signal for display on a display screen, a controller coupled to the OSD circuit, for controlling the OSD circuit, and a VRAM including a first area for storing graphics data and a second area for storing control data for the OSD circuit. The VRAM has a parallel input/output port coupled to the controller and a serial output port coupled to the OSD circuit, the serial output port conveys the graphics data from the first area of the VRAM to the OSD circuit for processing and display. The controller writes the control data to the second area of the VRAM via the input/output port and the OSD circuit reads the control data from the VRAM via the serial output port during each vertical sync interval.








 
 
  Recently Added Patents
Method for treating oncological diseases
Block polymers and their process of preparation
Biomedical electro-stimulator
Web-based royalty system and user interface
Base station, relay station, and bandwidth allocation method
Image forming apparatus and method
Policy based cryptographic application programming interface in secure memory
  Randomly Featured Patents
Tension tester of tennis racquet string
Gradient intensifying screen
Cathode ray tube
Toilet paper dispenser
Interior rearview mirror system for a vehicle
Process for purifying 1,1,1-trifluoro-2-fluoroethane
Reactor with silicide-coated metal surfaces
Appliance control panel assembly
Housing and shaft arrangement
Bus-based logic blocks for self-timed integrated circuits