Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Computer system having a bridge between two buses with a direct memory access controller and an alternative memory access controller










Image Number 3 for United States Patent #5621902.

A computer system having a peripheral controller interconnect (PCI) bus and an industry standard architecture (ISA), with ISA compatible devices coupled to the ISA bus, is provided with a first bridge coupled between the PCI and ISA buses. The first bridge has a first direct memory access (DMA) control circuit for controlling DMA transfers with the ISA devices. In order to achieve expanded compatibility with other types of devices, the system is also provided with an expansion bus, such as a Microchannel bus, with Microchannel compatible devices coupled to the Microchannel bus. A second bridge is coupled between the PCI and the Microchannel buses. This second bridge has a second DMA control circuit that controls DMA transfers with the ISA devices and with the Microchannel devices. Software disables the first DMA control circuit such that only the second DMA control circuit controls DMA transfers within the computer system.








 
 
  Recently Added Patents
Optimal source interface selection
Three-dimensional semiconductor memory device
Electro-hydraulic control system for a dual clutch transmission
Hydrocarbon-forming oxidative decarbonylase enzyme, hydrocarbons produced thereby, and method of use
Stylus
Storage area network with target side recognition and routing table upload
Firearm muzzle
  Randomly Featured Patents
Semiconductor device and method of manufacturing same
Display unit for bowling alley
Pedal assembly for vehicles
Tensioning chain provided with grippers
Tumor-activated prodrug compounds and treatment
Saving and forwarding customized messages
LPC transaction bridging across a PCI.sub.--express docking connection
Sprayable cooking compositions for high temperature use
Idler roller
Input/output block (IOB) connections to MaxL lines, nor lines and dendrites in FPGA integrated circuits