Resources Contact Us Home
Computer system having a bridge between two buses with a direct memory access controller and an alternative memory access controller

Image Number 3 for United States Patent #5621902.

A computer system having a peripheral controller interconnect (PCI) bus and an industry standard architecture (ISA), with ISA compatible devices coupled to the ISA bus, is provided with a first bridge coupled between the PCI and ISA buses. The first bridge has a first direct memory access (DMA) control circuit for controlling DMA transfers with the ISA devices. In order to achieve expanded compatibility with other types of devices, the system is also provided with an expansion bus, such as a Microchannel bus, with Microchannel compatible devices coupled to the Microchannel bus. A second bridge is coupled between the PCI and the Microchannel buses. This second bridge has a second DMA control circuit that controls DMA transfers with the ISA devices and with the Microchannel devices. Software disables the first DMA control circuit such that only the second DMA control circuit controls DMA transfers within the computer system.

  Recently Added Patents
Integrated control system for stability control of yaw, roll and lateral motion of a driving vehicle using an integrated sensing system to determine longitudinal velocity
Neurostimulation system
Change management automation tool
Dehydratable hygiene articles
Stackable clothes drying apparatus
Housing for gas flow indicator
Technology for managing traffic via dual homed connections in communication networks
  Randomly Featured Patents
Methods and systems for synchronizing data streams
Personal video recorder having reduced overscan coding
Virion assay method for use in in vitro screening of teratogens and carcinogens
Stacked transducing devices
Lens driving device and image pickup device using the same
Machine frame with panels for slicers
License management system, license management computer, license management method, and license management program embodied on computer readable medium
Method of teaching an examinee to take a multiple-choice examination
Feed mixer
Interface circuit of various clock period between a fast slope signal and a very slow slope, voltage controlled delay cell