Resources Contact Us Home
Field emission display and method for fabricating the same

Image Number 7 for United States Patent #5620832.

A field emission display, and method of making, including: a first substrate; a transparent electrode formed on the first substrate; a fluorescent layer of emitting light formed on a predetermined area of the transparent electrode; an insulating layer formed around the fluorescent layer on the other areas of the transparent electrode; a gate electrode formed on the insulating layer; a second substrate; a conductive cathode layer formed on the second substrate; and a tip for emitting electrons formed on the conductive cathode layer, the tip being aligned with the fluorescent layer in such a way that they may stand opposed to each other at a distance under a vacuum condition. The electrons are emitted from the tip of the fluorescent layer under control of the gate electrode. The tip is formed by taper-etching the tip layer in a RIE process. Subsequent evaporation of the tip to sharpen it is not necessary. This simplifies, and cuts the cost of, fabrication of the FED.

  Recently Added Patents
Off-loading of processing from a processor blade to storage blades based on processing activity, availability of cache, and other status indicators
Starch networks as absorbent or superabsorbent materials and their preparation by extrusion
Group of amino substituted benzoyl derivatives and their preparation and their use
Magnetic resonance imaging apparatus
Method and system to generate finite state grammars using sample phrases
Erasing a non-volatile memory (NVM) system having error correction code (ECC)
Uplink interference mitigation method and apparatus
  Randomly Featured Patents
Online predicate checking for distributed systems
Soybean cultivar 400144
Soft magnetic amorphous electromechanical component and method making the same
Adjustable clamp
Means for transporting and delivering dry chemicals
Inspection method, apparatus and system for circuit pattern
Alkanolamine derivatives
Memory having a latching sense amplifier resistant to negative bias temperature instability and method therefor
Master cylinder and booster assemblies
System and method to optimize semiconductor power by integration of physical design timing and product performance measurements