Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Vaccine composition against Streptococcus pyogenes
Reticle for a riflescope or other projectile-weapon aiming device
Administrable compositions
Solid state lighting devices with cellular arrays and associated methods of manufacturing
Domestic soda-water preparing device
Method and device for the detection of defects or correction of defects in machines
  Randomly Featured Patents
Display apparatus
Magnetic filter apparatus
Liquid dispensing cover for container
Arrangement for carrying out a two-stage linear movement
Conductive routings in integrated circuits
Process for the preparation of cyclic polydiorganosiloxanes
Method for fabricating semiconductor components with thinned substrate, back side contacts and circuit side contacts
Method for producing silicon carbide (SiC) single crystal and silicon carbide (SiC) single crystal obtained by such method
Chemical feed system