Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Method and apparatus for detecting and tracking vehicles
Method and system for providing cloud based network security services
Parallel power inverter motor drive system
Oxidative coupling of hydrocarbons as heat source
Method and apparatus for transmitting and receiving a signal in a communication system
Tray for microwave cooking and folding of a food product
  Randomly Featured Patents
Tilt angel measuring device
Fluid mixing apparatus and fluid mixing system
Tape recorder with compact cassette retainer and manually operable cassette ejector
Method for mapping potential distribution of a heart chamber
Auto white balance correction value calculation device, method, program, and image pickup device
Pneumatic tire for heavy duty use
Wafer edge seal ring structure
Fireplace log ignition source and artificial fireplace log
Quaternary ammonium salt mixtures
Mobile apparatus for driving different objects into the ground by impact