Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Semiconductor device having vertical channel
Delta-sigma AD converter circuit and battery pack
LED string with a capability to maintain a current path and LED unit thereof
Method for producing an adhesive fastening element made of plastic
Load balancing in shortest-path-bridging networks
Accordion bioreactor
  Randomly Featured Patents
Method and apparatus to process scanned images
Silica-free UV-absorbing abrasion resistant coatings
Magnetic random access memory
Chopper ballast for gaseous discharge lamps with auxiliary capacitor energy storage
Modulation and analysis of cerebral perfusion in epilepsy and other neurological disorders
Flame retardant resin composition comprising reaction product of polyguanamine compound and cyanuric or isocyanuric acid compound
Liquid ejection head and method for manufacturing liquid ejection head
Light source for a lighting device
Aminobenzoic acid derivatives
Stopper mechanism in a floppy disc apparatus