Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Modular microscope construction
Cantilevered probe detector with piezoelectric element
High-performance AHCI interface
Cooking oven with energy saving mode and method
Efficient forward ranking in a search engine
Light powered hearing aid
Method and apparatus for blind signal extraction
  Randomly Featured Patents
Multilayer aligned-winding coil
Shallow trench isolation method
Micromachine device with a spatial portion formed within
Dry sump mechanical transmission
Method of Assembling an internal combustion engine
Process for preparing thermoplastic hydrogen-containing fluoropolymers
Integrated circuit package and assembly thereof
Advanced booster stator vane
Member pressing switch contact