Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Organic semiconductor compound, semiconductor device, solar cell and producing method of organic semiconductor compound
Triple-action pest control formulation and method
Control apparatus for autonomous operating vehicle
Digital fine delay processing
High-frequency power amplifier
Methods and apparatus for address translation functions
  Randomly Featured Patents
Orthodontic buccal tube
Fish tank decor assembly
Convection section ash monitoring
Magnetically mounted, position-stabilized flywheel
Weight retaining athletic vest or the like
Method of manufacturing laminated ceramic electronic component, and laminated ceramic electronic component
Dialkyl-halogenophenyl-substituted ketoenols
Cyclic redundancy check operating method and a head error checker synchronizing unit in an asynchronous transfer mode switching process
Growing metal nanowires
Portable computer