Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Single check memory devices and methods
Polypropylene bottles
Semiconductor memory device
System and method for outputting virtual textures in electronic devices
Transfer formulas
Protective circuit board and battery pack using the same
  Randomly Featured Patents
Endoscopic robot
Low molar mass aliphatic polyester polyols, their preparation and use in high performance coating compositions
Image processing apparatus for reproducing images on projector screen and photosensitive medium
HOE and indirect method of constructing same
Pneumatically restorable retractable pavement marker and method of fabricating same
Ammonia processing of fabrics
Apparatus and method for controlling grease build-up in cooking vent ducts
Drive and control circuit for laser diode
Treatment of athereosclerosis using, carbazolyl-(4)-oxypropanolamine compounds