Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Electrowetting display devices with a reflective plate structure
Protecting a gaming machine from rogue code
Reliability fire pressure switch
Deadline-driven parallel execution of queries
Arcuate motion control in electrostatic actuators
Distylium plant named `PIIDIST-II`
System and method for access of user accounts on remote servers
  Randomly Featured Patents
Salts and polymorphs of 9-(2,2-dimethylpropyl-aminomethyl) minocycline
Silicon nitride sintered material for cutting tools and process for making the same
Elastic polyurethaneurea fiber
Rumble strip cutter
Lock boxes
Injection planting tool
Current transition rate control circuit
High-speed router switching architecture
Heat protection garment
Condenser for an air-conditioning system of a vehicle