Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device with reduced consumption power for bit line precharge










Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.








 
 
  Recently Added Patents
Non-volatile memory cell containing a nano-rail electrode
Native NAD-dependent GAPDH replaced with NADP-dependent GAPDH plus NADK
Spreading technique applied to broadband mobile communications by satelite relying on DVB-RCS
Monitoring of undesirable fluid ingress into subsea control modules
Method of patterning color conversion layer and method of manufacturing organic EL display using the patterning method
Light emitting element, method for manufacturing the light emitting element, optical element and method for manufacturing the optical element
Process for preparing soybean curd using micronized solution of soybean curd
  Randomly Featured Patents
Positioning control unit and optical disk drive
Process for the preparation of foamed aromatization capsules and the capsules produced thereby
Hanger, hook and handle assembly for urinary drainage bag
Wheelchair
Fluorine-containing azo compounds
Nutrition with lipids and non-digestible saccharides
Functional particle and manufacturing method thereof
Detecting architectural vulnerability of processor resources
Electrochemical screening system
Trading system