Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Mobile communication device
Molecular hydrogen stores and hydrogen transfer reagents for hydrogenation reactions
Sparse data compression
Method of stimulating tissue healing
Method of treating a preceramic material
Monitoring heap in real-time by a mobile agent to assess performance of virtual machine
Method of manufacturing III-nitride crystal
  Randomly Featured Patents
Method for the preparation of one-package room-temperature-vulcanizable silicone elastomer compositions
Connector cover
Computer control shear cell tester
Use of high molecular weight organopolysiloxanes to improve physical properties of liquid silicone rubber compositions
Vehicle self-carried positioning method and system thereof
Vehicle suspension assembly
Portion of Toilet
Integrated electric design system with automatic constraint satisfaction
Computing device with improved user interface for applications
Electrical plug connector and method of terminating a cable therewith