Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Co-map communication operator
Integrated circuit packaging system with an integral-interposer-structure and method of manufacture thereof
Navigation apparatus, search result display method, and graphical user interface
Efficiently emulating computer architecture condition code settings without executing branch instructions
Management of memory array with magnetic random access memory (MRAM)
System and method for associating financial transaction data with user's project data
Digital fine delay processing
  Randomly Featured Patents
Method of preparing pigment compositions
Athletic undergarment
Semiconductor memory circuit
Vacuum cleaner for household refuse
Live and electronic wagering and lottery game
Apparatus for protecting multiple output rectifiers in a current-fed DC-to DC converter
Method for controlling actuation of a vehicle safety device using filtered vehicle deceleration data
Same size die stacked package having through-hole vias formed in organic material
Coating method and apparatus
Dynamic random access memory in switch MOSFETs between sense amplifiers and bit lines