Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Cosmetic product including vegetable oil blend
Image stabilization apparatus and image pickup apparatus
Memory management configuration
Electron beam manipulation system and method in X-ray sources
Materials and methods for stress reduction in semiconductor wafer passivation layers
Content display system
  Randomly Featured Patents
Conveyor sortation system with parallel divert
Toilet seat heating device
Electronic system modules and method of fabrication
Exercise machine
Method and apparatus for controlling transmission power of a remote unit communicating with a base unit over a common frequency channel
Method for in situ characterization of a medium of dispersed matter in a continuous phase
Method and apparatus for detecting a reduction in the degree of vacuum of a vacuum valve while in operation
Assembly of rotor blades in a rotor disc for a compressor or a turbine
Plasma arc collimator design and construction
Detecting machines compromised with malware