Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
MIM capacitor and associated production method
Method for carrying out a chemical reaction
Hydrostatic pad pressure modulation in a simultaneous double side wafer grinder
Attribute information providing system
Electro-optical device, method of manufacturing the same, and electronic apparatus
System and method for multi-tiered meta-data caching and distribution in a clustered computer environment
Toy vehicle housing
  Randomly Featured Patents
Isothiourea synthesis process
Packer providing multiple seals and having swellable element isolatable from the wellbore
Power storage type recoil starter
Pyridine derivatives substituted with heterocyclic ring and .gamma.-glutamylamino group, and antifungal agents containing same
Drug cassette
Aqueous additive systems, methods and polymeric particles
Nitrogen-containing heterocyclic compounds and therapeutic agents for hyperlipidemia comprising the same
Spacer for sling delivery system
Liquid crystal compound
System and procedure for rapid decompression and/or decryption of securely stored data