Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Motion-compensated prediction of inter-layer residuals
Inductive antenna coupling
Protecting a gaming machine from rogue code
Female urine funnel
Security authentication method, apparatus, and system
Vehicle speed verification system and method
Data communication apparatus, method of controlling the same, program, and storage medium
  Randomly Featured Patents
Packing material for high-performance liquid chromatography
Modulator switch with low voltage control
Catheters with lubricious linings and methods for making and using them
Radial flow adsorption vessel
Door closer having sound generating function
System and method of providing individual quantities of custom colored sealing compound
Mowing device
Discrimination of Bacillus anthracis from closely related microorganisms by analysis of 16S and 23S rRNA with oligonucleotide microchips
Nondestructive method of measuring a region within an ultra-hard polycrystalline construction
Hardware command block delivery queue for host adapters and other devices with onboard processors