Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Method and system for setting up an operating configuration of a portable device
Power diode including oxide semiconductor
Multi-input IIR filter with error feedback
Communication method of mobile terminal, pico base station, and macro base station in heterogeneous network
Toaster with pivoting lateral door
Method of predicting a motion vector for a current block in a current picture
  Randomly Featured Patents
Optical transmitter and optical communication system
Marine sewage disposal device
Stabilised sunscreen compositions
Implementation of multicast in an ATM switch
ErbB4 receptor-specific neuregolin related ligands and uses therefor
Mechanical coupling assembly
Lens wipe
Dust pan with wear reducing members
Portable desk and article carrying structure for use with shopping carts
Pull-up tray container