Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Lighting elements
Nuclear reactor building and construction method thereof
Separate matching models based on type of phone associated with a caller
Soliciting first party in communication session to maintain call when degradation of connection to second party is anticipated
Optical cable plug-in detection
Zero-copy network and file offload for web and application servers
Semiconductor device having a multilevel interconnect structure and method for fabricating the same
  Randomly Featured Patents
Centralizing devices for use in bore-holes
Method, compositions, and compounds for modulating brain excitability
Baby cry recognizer
Animal spray system
Method of manufacturing cord management device
Submerged arc welding flux
Laser gunsight system for a firearm handgrip
Affinity hydrogel and label independent detection methods thereof
5-Cycloalkyl thio- and oxy-2-carbalkoxyaminobenzimidazoles
System and method for broadcasting data over a wireless network using rateless codes