Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Process for preventing polymerization of cracked volatile products during pyrolysis and gasification
Image heating device
Switchable memory diodes based on ferroelectric/conjugated polymer heterostructures and/or their composites
Digital signal processing apparatus, liquid crystal display apparatus, digital signal processing method and computer program
Hydrogenolysis of ethyl acetate in alcohol separation processes
Data recording apparatus with recording control based on defect block and control method thereof
Single-electron detection method and apparatus for solid-state intensity image sensors with a charge splitting device
  Randomly Featured Patents
Method and system for sustainable treatment of municipal and industrial waste water
2-Haloalkyl(oxy-, thio-, sulfinyl-, or sulfonyl)-phenylalkanoic acids
Blood leak detector
Process for the preparation of 1,4-diaminoanthraquinone-2,3-disulphonic acid
Apparatus, method and system for selective reading of pixels from an image capture device
Vagal nerve stimulation techniques for treatment of epileptic seizures
Magnetic memory cell with symmetric switching characteristics
Semiconductor memory device having a charge barrier layer for preventing soft error
Portable computer and hinge mechanism thereof
Power controller