Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Particle measurement process and apparatus
Identification wristband
Modular storage system
Systems and methods for adaptive blind mode equalization
Methods, apparatus, and systems for facilitating control communications between disparate devices
System and method for access of user accounts on remote servers
Sports helmet
  Randomly Featured Patents
Process for manufacturing and preheating a shaped ceramic part
Concrete screed rails
Roller clamp for regulating fluid flow through an elastically deformable tubing
Shoes and garments employing one or more of accelerometers, wireless transmitters, processors, altimeters, to determine information such as speed to persons wearing the shoes or garments
Wind turbine blade transportation system and method
Foldable multi-position ladder joint
Releasable well anchor tool
Venetian blind
High density flexible circuit
Brake actuator