Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Process for filtering interferograms obtained from SAR images acquired on the same area
Performance monitoring of advanced process control systems
Oil extractor and the preparation method thereof
Golf club cover
Method and apparatus for re-routing calls in a packet network during failures
Configuration method and system of complex network and configuration and management module of server resources
Pre-primed roofing membrane
  Randomly Featured Patents
Integrated chassis, enclosure and cage
High copy number self-replicating plasmids in pseudomonas
Roof storage compartment assembly for vehicles
Analysis system
Amides of retinoic acids with 5-amino tetrazole
Door control switching device
Liquid applying apparatus and printing apparatus
Coating treatment method, non-transitory computer storage medium and coating treatment apparatus
Occupant restraint system
Electromagnetic vibrating type diaphragm pump