Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Solar powered charging shelter and system and method thereof
Query optimization with awareness of limited resource usage
Nanogap device for field enhancement and a system for nanoparticle detection using the same
Clostridium chauvoei polypeptide, DNA encoding the polypeptide and a vaccine comprising the polypeptide
Print processing method, print relay server, control method, and storage medium to reserve print data
Utilizing virtually stored media snapshots for rasterizing print jobs
Projection-type video-image display apparatus
  Randomly Featured Patents
Ethylene-.alpha.-olefin-nonconjugated polyene random copolymer
Multi-purpose tool
Portable adjustable roof platform
Device and method for degassing a liquid
Roller bottle
Cordless telephone base
Processes and structures for IC fabrication
Phenolic allyl ethers
Angular adjustment device
Voltage measuring apparatus