Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Systems and methods for dynamic menus
Cap block for capping walls
Radiation power measuring method and radiation power measuring apparatus
Handheld terminal
Indoor security barricade
Method of making solid dispersions of highly crystalline therapeutic compounds
Transponder inlay with antenna breaking layer for a document for personal identification, and a method for producing a transponder inlay
  Randomly Featured Patents
Power semiconductor device and method for manufacturing the same
Dynamic communication and method of use
One-component thermoset coating compositions
Parallel arc fault diagnostic for aircraft wiring
Yo-yo with adjustable slot width
Light emitting device
Labeling reagent
Marine riser