Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Control system for an internal combustion engine
Method of forming solderable side-surface terminals of quad no-lead frame (QFN) integrated circuit packages
System and method for passing PLC signals from a first electrical line to a second electrical line
Communication terminal device, communication system, and communication control method
Bipolar junction transistor with a self-aligned emitter and base
Signal processor and signal processing method
Apparatus and method for an iterative cryptographic block
  Randomly Featured Patents
Transit bracket assembly for motorcycles
Pacer stimulator with improved lead connector
System and method for providing information to a portable terminal
Camera for selectively recording images on a photographic film or on a magnetic tape
Method and apparatus for molten salt electroplating of steel
Hand-held shower head
Active common mode canceler
Workpiece engagement checking apparatus
AC two-wire switch
Accumulator apparatus and method