Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
SRB enhancement on HS-DSCH during cell change
Fusion of road geometry model information gathered from disparate sources
Active gate drive circuit
System and method for operating an electric power converter
Motor with power-generation coil module
Devices, systems, and methods for tactile feedback and input
Optimizing federated and ETL'd databases with considerations of specialized data structures within an environment having multidimensional constraint
  Randomly Featured Patents
Method of joining lined pipes
Image processing method and image processing apparatus
Device for passive actuation of a safety belt
Hemorrhagic feline calicivirus, calicivirus vaccine and method for preventing calicivirus infection or disease
Centrifugal separator with conical bowl section and axially spaced recesses
Low insertion force electrical socket connector
Method for electrically perforating moving webs
Systems for moisture removal in steam turbine engines
Water-soluble imidazoline composition for removing iron sulfide and sludge from metal surfaces
Method and system for analyzing a two phase flow