Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Fluid-borne particle detector
Semiconductor pressure sensor
Image playback device and method and electronic camera with image playback function
Stretchable elastic laminate having increased CD elongation zones and method of production
System and method for routing streaming data requests
Mode detection for DVB receiver
  Randomly Featured Patents
Wall or partition system for use in buildings to divide large spaces into smaller spaces, which wall or partition system has a hinge for connecting adjacent wall or partition elements
Apparatus and method for matrix-assisted laser desorption mass spectrometry
Headset design
Apparatus for detecting when the pressure detector in a fluid line exceeds a prescribed threshold
Strip dispenser rearing hatchlings
Clock generation system
Air intake system for internal combustion engine
Method for correction of starting injection timing
Method of providing convolutable areas on thermoplastic elastomeric films, and films and film products having such areas
Speed measurement system