Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 8 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Reverse mapping method and apparatus for form filling
Fragrance compounds
Timing and cell specific system information handling for handover in evolved UTRA
Note tab
Method and apparatus for band switching in wireless local access network
Deposited conductive layers for leads of implantable electric stimulation systems and methods of making and using
Method of adenoviral vector synthesis
  Randomly Featured Patents
Umbrella table
Insect repellents employing cyclohexane-carbonyl morpholine compounds
Hook and loop fastener device
Bottle closure
Continuous diorama
Motor drive
Charge transfer device and method for manufacturing the same
Multistage gas and liquid phase separation condenser
Chenille woven or knitted fabric and process for producing the same
Photosensitive polyamic acid derivative, compound used in manufacture of derivative, method of manufacturing substrate having polyimide layer, and semiconductor device made from said method