Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Cascode circuit device with improved reverse recovery characteristic
Multi-function wrench for a power tool
Lens module and method for manufacturing thereof
Insulin derivative
Dynamic association and disassociation of threads to device functions based on requestor identification
Emergency call notification for network services
  Randomly Featured Patents
Snowmobile drive assembly
Method and apparatus for processing digital audio signal
Semiconductor device with nested rows of contacts
Coated transfer member
Image forming apparatus capable of preventing waste of developer
Method and apparatus supporting short message services in a wireless number portability environment
Automatic pallet switching mechanism
Theft deterrent locking device
Pressure responsive fluid collection system
Water jet ventilator