Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Direct converting apparatus, method for controlling the same, and control signal generation device
Global alignment for high-dynamic range image generation
Inter vehicle communication system
Test framework of visual components in a multitenant database environment
Control unit including a computing device and a peripheral module which are interconnected via a serial multiwire bus
Sulfonated amorphous carbon, process for producing the same and use thereof
Method and system for triggering message waiting indicator delivery
  Randomly Featured Patents
Photographic paper support
System and method for asset accumulation and risk management
Faceted lighter
Electrostatic image developing carrier and electrostatic image developer
Synthetic process for preparation of high surface area electroactive compounds for battery applications
High-efficiency two-step DC-to-DC converter
Centrifuge rotor having a resilient trunnion
Oscillator circuit
Induction heating apparatus and method for heating metal strips and slabs
Bipin lamp socket