Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Antenna array system
Curable sublimation marking material and sublimation transfer process using same
Preparation of isomerically pure substituted cyclohexanols
Canine iPS cells and method of producing same
Push mechanism for efficiently sending aggregated data items to client
Transfer of digital data through an isolation
Sublingual coated tablet of fentanyl
  Randomly Featured Patents
Process for preparing cepham compounds
System and method for emulating nuclear magnetic resonance well logging tool diffusion editing measurements on a bench-top nuclear magnetic resonance spectrometer for laboratory-scale rock cor
Packaging material
Etched support post for precise axial alignment between opposing structures
Attitude change kalman filter measurement apparatus and method
Method, system, and storage medium for managing computer processing functions
Synergistic mixtures of 1,2-alkane diols
Belted pneumatic tires
Controls for digital cameras for capturing images and sound