Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Liquid-level sensor
Systems and methods for performing live chat functionality via a mobile device
Handheld electronic device with text disambiguation employing advanced editing feature
Control device with adjusting pulse width modulation function and the backlight module thereof
Semiconductor device
Multi-port, gigabit SERDES transceiver capable of automatic fail switchover
Device and method incorporating an improved text input mechanism
  Randomly Featured Patents
Foldable trolly
Clingstone peach tree named `Late Ross `
Apparatus for maintaining unreacted monomer concentration in a polymerization reactor
Pilfer-proof plastic closure for containers
Heating system incorporating an absorption-type heat pump and methods for the operation thereof
Exercise mat and system for ensuring proper form and posture during exercise
Information recording medium and information recording and reproducing method
Process for the preparation of a substituted diaminoalcohol
Peach tree named `SNOW ANGEL`
Static timing and risk analysis tool