Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Creating and manufacturing documents that initially exceed equipment finishing capacity
Dual use photovoltaic system
Optical article comprising a temporary anti-fogging coating with improved durability
Moulded tie strips
Debugging using code analysis
Method and apparatus for charging a power pack of a portable electronic device
  Randomly Featured Patents
Method for controlling electrochemical drilling
Interactive television receiver unit browser that waits to send requests
Plant protective apparatus
Three-step adjustable closure
Method and apparatus for improving time constraints and extending limited length cables in a multiple-speed bus
Compounds, compositions, and methods for the treatment of .beta.-amyloid diseases and synucleinopathies
Magnetic screen clamping
Drive for printing elongated articles
Adaptive variable-length coding and decoding methods for image data
Barrier structure