Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
System and method for advertising messages on distributed document processing devices
Accessory sleeve
Multi-touch recognition resistive touch screen for recognizing multi-touch coordinates through capacitor charging time
Adaptive block pre-fetching method and system
Hepatitis C virus inhibitors
Method and apparatus for supporting HARQ
Systems, devices, methods, and compositions including fluidized x-ray shielding compositions
  Randomly Featured Patents
Methods for manufacturing combination wrenches without generating carbon scale
Internal combustion engine using premixed combustion of stratified charges
Direct memory access transfer completion notification
R-FE-B based rare earth permanent magnet material
Apparatus and method for local operand bypassing for cryptographic instructions
Portable compressor
Friction reducer performance by complexing multivalent ions in water
Substituted 3,6-dihydro-1(2H)-pyridinylpropanols
Gas friction pump having an outlet-side helical stage
MOSFET package