Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Mobile terminal apparatus, radio base station apparatus and radio communication method
Method of manufacturing touch panel
Support tray for server
Credit flow control scheme in a router with flexible link widths utilizing minimal storage
Zoom lens
Electrophoresis display having touch screen and method for driving the touch screen
SMS transport resource control
  Randomly Featured Patents
Ladder attachments
Wire guide device for a wire electrodischarge machine
Method for tightness testing of closed vessels, test chamber tester and testing system therefor
Multipurpose, one piece, variable necktie
Pivoting resilient skin contacting member for razor cartridges
Therapeutic use of vitaletheine modulators in neoplasia
Method and system for removing a coating from a substrate using radiant energy and a particle stream
Filling apparatus
Microfluidic device including a dissolvable structure for flow control
Horizontal bar