Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Mirror elements for EUV lithography and production methods therefor
Voltage regulators with improved wake-up response
Plants and seeds of hybrid corn variety CH336383
Method and apparatus for management and analysis of services in VoIP networks
Collaborative computing community role mapping system and method
AIN buffer N-polar GaN HEMT profile
Light-emitting element, light-emitting device, and electronic device
  Randomly Featured Patents
Protector for a hose and a hose provided with such protector
Production of alkyl esters of saturated aliphatic carboxylic acids
Information processing apparatus having speakers on a display component
System and method for using partial teleportation or relocation in virtual worlds
Method for recovering crystals from slurry with wash water recycle means
Traffic barrier
Chair frame
Automatic registration of a virus/worm monitor in a distributed network
Process for in vitro analysis of toxic and allergenic substances