Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Control system for shifting an automatic transmission
Apparatus and method for controlling semiconductor die warpage
Transferring a document
System and method for customized prompting
Semiconductor apparatus
System and method for combined I/Q generation and selective phase interpolation
Image forming apparatus
  Randomly Featured Patents
Small watercraft
Method of dyeing polyester and polyester-containing textile materials
Compositions and methods for treatment of diabetes
Programmable distributed personal security
Method and apparatus for providing continuous level of detail
Methods for ultrasonic tissue sensing and feedback
Support and stop for hand held sander to control depth and angle of cut
Method for producing a microcoil
Machine for cutting fruit into sections
System and method for stabilizing a magnetic tunnel junction sensor