Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Data storage device and block selection method for a flash memory
Identifying users of remote sessions
Variety corn line NPAA2720
Hybrid asynchronous transmission process
Cover panel for frame based door lock
Optical signal output apparatus, electrical signal output apparatus, and test apparatus
System and method for storing redundant information
  Randomly Featured Patents
Reducing non-covalently bound polysaccharide on supports
Hair highlighting apparatus
Bulldozer including controller that performs automatic control of ripper
Vehicle door checker having a water management dam
Motor control apparatus
Diaphragm device
Ship provided with a distortion sensor and distortion sensor arrangement for measuring the distortion of a ship
Fast readout of a color image sensor
Method and apparatus for handling a local breakout session
Chitosan optical materials