Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Inkjet ink
Energy drink package
Photon density wave based determination of physiological blood parameters
Synchronization of sound generated in binaural hearing system
High-performance AHCI interface
Pyridazine compounds for controlling invertebrate pests
Coreference resolution in an ambiguity-sensitive natural language processing system
  Randomly Featured Patents
Reducing bit-error rate using adaptive decision feedback equalization
Abdominal Exercise Device
Sensor device
Method for determining acquisition parameters for a medical tomography device, and an associated apparatus
Laser-triggered plasma apparatus for atomic emission spectroscopy
Medical needle assembly
Rotary union
Card shoe with card block
Adsorbent for adsorption of radioactive nuclides and method of producing the same, and process for volume-reduction treatment of radioactive waste
Railway emulation brake