Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Process for producing polyphenylene ether composition
Chromene compound
Tire for motorcycle
System and method for improving text input in a shorthand-on-keyboard interface
Imaging device, method and computer readable medium
Digital video disc player
Method and apparatus for efficiently inserting fills in an integrated circuit layout
  Randomly Featured Patents
Temperature compensated, high efficiency, controlled input impedance diode detector
Input shortcuts for a communications device
Portable automatic syringe device and injection needle unit thereof
Ventilation interface
Biodegradable polymer blends for drug delivery
Glazing support systems
Amidine derivatives, their preparation and application as medicines and pharmaceutical compositions containing same
Automatic stamping machine
Public display device
Supercritical fluid disruption of and extraction from microbial cells