Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Method and assembly for determining the temperature of a test sensor
Systems and methods for processing supplemental information associated with media programming
Decontamination apparatus and method
Energy storage device package
Superagonistic anti-CD28 antibodies
Real-time pricing of shipping vendors
Mirror drift compensation in an optical circuit switch
  Randomly Featured Patents
Apparatus and method for feeding an infant
Method and system for managing a real time bill of materials
Unitary hybrid exhaust system and method for reducing particulate emmissions from internal combustion engines
Method of deodorizing gas containing hydrogen sulfide and ammonia and/or amines
Multi-purpose paper, manufacturing method thereof and the application thereof
Device for treating a heterogeneous mixture, especially honey and wax
FET with a super lattice channel
Noise immune power switch for automotive accessories
Back pack