Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Method for the analysis of solid objects
Estimating optical characteristics of a camera component using sharpness sweep data
Phenethanolamine derivatives for treatment of respiratory diseases
Method of forming an isolation structure
Display sheet, display device, and electronic apparatus
Magnetic resonance imaging apparatus for use with radiotherapy
  Randomly Featured Patents
Anionic copolymers containing polyvalent metal cations and their use in photographic materials
Display screen with graphical user interface
Solar substrate ribbon bonding system
Detecting red eye filter and apparatus using meta-data
Ion processing element with composite media
Aqueous dispersions of polyhydroxy polyether resins and aminoplast resins
Method and apparatus for data error recovery using defect threshold detector and viterbi gain
Control device for a valve
Infrared image detector utilizing Schottky barrier junctions
Systems and methods for accessing, manipulating and using funds associated with pari-mutuel wagering