Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Location-based method to specify ratio frequency spectrum rights
System and method for managing content on a network interface
Trading related to fund compositions
Article based on a composition containing a crosslinked blend of elastomers
System and method for distributed security
System and method for wireless messaging in a wireless communication system
Electronic device package and fabrication method thereof
  Randomly Featured Patents
Reducing stack space consumption via head-call optimization
Speech recognition based on pronunciation modeling
Semiconductor circuit with a stabilized gain slope
Flexible gas hose assembly with concentric helical tube members having reinforcement spring coils
Copolymer for positive type lithography, polymerization initiator used in production of said copolymer, and composition for semiconductor lithography
Synchronizing buffered peripheral subsystems to host operations
Automatic flow measuring device
Support structure
Process and device for soldering electronic boards, in particular, printed circuit boards with devices installed on them
Fluid ejecting methods and related circuits