Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Semiconductor device
Parallel active optical cable
Avoiding conflict in update in distributed environment employing multiple clients
Wireless communication power control
Polyamide compositions
Therapeutic rinse in a self-heating package
  Randomly Featured Patents
Method for the qualitative or/and quantitative detection of an analyte
Fluidized bed combustor, equipped with means for improving the distribution of fuel and gases
Chinese herbal extracts in the treatment of HIV related disease in vitro
Toilet paper dispenser
Inserter with improved ram mechanism
Methods for filtrating and producing polymer solution, and for preparing solvent
Installing software based on a profile
Gas compressor with a pressure bypass valve being formed in a compressed gas passage or an oil separation space
Reversible refrigerant heat pump system