Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Analog-to-digital converter with input voltage biasing DC level of resonant oscillator
Strap-hook ring
Security arrangements for extended USB protocol stack of a USB host system
System and method for predicting remaining useful life of device components
Automatically selecting a paper with increased dimensions than originally desired for printing and adding advertisement content to the increased dimensional area of the paper
Method for manufacturing photoelectric conversion device
Software self-checking systems and methods
  Randomly Featured Patents
Apparatus and method for manufacturing rubber-wrapped spiral wound gaskets
Lathe-mounted tool-holder
Electrically conducting solid plastics
Digital asset usage accountability via event journaling
Gear plate assembly for mounting and positioning an accessory drive train
Distributed dictation/transcription system
Process for coating electrically conductive substrates
Aircraft interior ceiling panel assembly and attachment apparatus
Ball tossing apparatus and method
Medicine supply system