Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Method and computed tomography device and data storage medium for performing a dynamic CT examination on a patient
Image manipulating system and method
Methods, systems, and products for searching interactive menu prompting systems
Method and apparatus for closed-loop control of anti-tachyarrhythmia pacing using hemodynamic sensor
Fluorescent proteins
Method and system for modularized configurable connector system for ethernet applications
Tray for microwave cooking and folding of a food product
  Randomly Featured Patents
Support device for a breast pump
Tire tread
Guide device for workpiece machining head, machine having the same, and guide method
Polymerization process for preparing syndiotactic polystyrenes through microfluidization
Distributed resource sharing method using weighted sub-domain in GMPLS network
Vapor recovery method and apparatus
Method and apparatus for encapsulating a ring-shaped member
System and method for increasing availability of an index
Separation process
Long-throw, tight focusing optical coupler