Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Pixel structure of a solid-state image sensor employing a charge sorting method
Bull stationery tab
Generator with a segmented stator
Flash drive
Elastic wave device having a capacitive electrode on the piezoelectric substrate
Moulded tie strips
  Randomly Featured Patents
Production of polymorphic forms I and II of finasteride by complexation with group I or II metal salts
Signal processing method and device, and analog/digital converting device
Corrosion resistant vents with integral filter
Method of preparing purified silver nitrate
Digital broadcast system having transmission apparatus and receiving apparatus
Toy automobile
Rocker arm arrangement for variable timing type valve train
Process for producing powder-based solid cosmetic
Methods and apparatus for improved quotient correction in nonrestoring division computation circuits
In situ tritium borehole probe for measurement of tritium