Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Polymeric structures comprising a siloxane
Modified and stabilized GDF propeptides and uses thereof
Method of controlling mechanical mechanisms of optical storage apparatus for peak power/current reduction, and related optical storage apparatus and machine-readable medium
Plants and seeds of hybrid corn variety CH089600
Secure soft SIM credential transfer
Nitrogen-doped carbon-supported cobalt-iron oxygen reduction catalyst
  Randomly Featured Patents
Test unit for a high-rate multitrack digital recorder
3-substituted-[1,2,3]-benzotriazinone compound for enhancing glutamatergic synaptic responses
Water-activating particle casing with an annular float
Method and device for heat treating substrates
Lawnmower gas tank level indicator
Pharmaceutical composition and method for treating peripheral orthostatic hypotension
Patterned thin SOI
Fluid ejection device and method for fabricating fluid ejection device
Chair base
Method of stabilizing EPDM modified polypropylene by adding piperidine compounds