Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Display apparatus, a method for a display control, and program
Automatic logical position adjustment of multiple screens
2-aryl-4-quinazolinones and their pharmaceutical compositions
Moving picture decoding device and moving picture decoding method
Reframing circuitry with virtual container drop and insert functionality to support circuit emulation protocols
Negative electrode material for non-aqueous electrolyte secondary battery, method for manufacturing negative electrode material for non-aqueous electrolyte secondary battery, non-aqueous elect
Circuit arrangement for a piezo transformer, and method therefor
  Randomly Featured Patents
Organic slurry basin storage cover and method of fabricating and deploying cover
Multi-functional leg stretching apparatus
Acylated benzylmaltosides as inhibitors of smooth muscle cell proliferation
Antenna means
Urea sorbent
Recombinant mycobacterial vaccines
Arsenic-72 labeled compounds for tissue specific medical imaging
Radial and axial flow variable exhaust nozzle for a gas turbine engine
Method of controlling the growth of microorganisms