Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Prosthesis for the basal joint of the thumb
Nasal dilator and methods of fabricating medical devices
Flippers, boots, systems including same, and methods of using same
Actinically-crosslinkable siloxane-containing copolymers
Modular furniture system
Configurable photo detector circuit
Randomly branched copolymers, preparation thereof and use thereof as levelling agents in coating substances
  Randomly Featured Patents
Reducing noise, vibration, and harshness in a variable displacement engine
Aerosol container with actuator overcap and dust cover
Termination panel with fanning strips and pivotal cover
Perpendicular write head with wrap around shield and conformal side gap
Plug with improved arrangement for accommodating a fuse
Truck fender
Workpiece holder apparatus for surfacing optical lenses
Device and method for runner-less molding of thermosetting resin and rubber
Preparation of substituted alpha-halogeno-propionic acids and their derivatives
Method of increasing yield in a plant and genes useful therefor