Resources Contact Us Home
Semiconductor memory device with reduced consumption power for bit line precharge

Image Number 4 for United States Patent #5600601.

A semiconductor memory device is disclosed for use in writing and reading data. The memory device is provided with a memory cell array including a plurality of word lines, a plurality of bit lines, and a plurality of memory cells connected to each of the word lines and bit lines, respectively. The memory device is provided with a precharger which precharges to set the potential of each bit line to a given level before the data on the memory cells can be read out onto the bit lines. The memory device is responsive to an address signal, and a controller for controlling the precharger. The controller activates the precharger so that all the bit lines are precharged when a previously selected word line changes following the change of the address signal.

  Recently Added Patents
Optical splitter device
Fluid-borne particle detector
Pandemic protocol for emergency dispatch
Method for manufacturing semiconductor element and semiconductor device, and deposition apparatus
Laboratory spatula
Detection system and method for mobile device application
  Randomly Featured Patents
Optically controlled integrated current diode lasers
Reciprocating drill feed control rod holding means
Siloxane-containing polyisocyanurate
Method and apparatus for recovering data values in dynamic runtime systems
Cooling system for internal combustion engine
Child car seat with adjustable harness system
Method for coupling segments of a bus system
Fuel cell apparatus with a split pump
Non-invasive method of measuring cerebral spinal fluid pressure