Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
System and method for dynamic channel management of a television based on media center set-top box tuner availability
Communications module apparatus, integrated circuit and method of communicating data
Hinge device
System and method for measuring irregular objects with a single camera
Pyrolytic process and apparatus for producing enhanced amounts of aromatic compounds
Cabinet assembly bore indexing tool and method
  Randomly Featured Patents
Thermoelectric module device with thin film elements and fabrication thereof
Techniques for data retention upon detection of an event in an implantable medical device
Black smoke generator and method of use thereof
Rotatable drill pipe having an auger on a free end thereof
Metallized amorphous silica fabric for high temperature use
Mass memory card with input/output function
Semiconductor device and method of controlling the same
Water-soluble nimesulide salt and its preparation, aqueous dolution containing it, nimesulide-based combinations and their uses
Power feed bag print system