Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Blend polymer gas separation membrane
Electronic component mounting machine and operating instruction method for the same
Rapid glycopeptide optimization via neoglycosylation
Vapor phase decarbonylation process
System and method for deriving cell global identity information
Systems, devices, methods, and compositions including fluidized x-ray shielding compositions
Snap-engagement structure
  Randomly Featured Patents
Body surfer's aid
Cable management panel with sliding drawer
Door locking mechanism
Rotating toner cleaning member for a toner delivery device in an image forming apparatus
Archery bow sight
Relay connector
Electric cart PV panel solar cell layout
Card with an antenna and a rectangle
Treatment of mild depression and restoration of IGF-I levels in aging by dehydroepiandrosterone
Cylinder identifying apparatus for combustion engine