Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Context data in UPNP service information
Electrophoresis display having touch screen and method for driving the touch screen
Sparse network almanac
Three-dimensional shape data processing apparatus and three-dimensional shape data processing method
Nonvolatile semiconductor memory device and method of manufacturing the same
Removable case
Vaccine composition against Streptococcus pyogenes
  Randomly Featured Patents
Heteroaryl substituted phenylethenyl compounds having retinoid-like biological activity
Buffer gradient and temperature gradient capillary electrophoresis
Defluorination kiln restriction control agent and method
Method and device for filling double-wall receptacles
Universal progressive game for live casino games
Process for low-temperature surface layer oxidation of a semiconductor substrate
Combined electric punch and binding machine
High-lead yarder rake
Personal watercraft
Toy animal