Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Radio frequency splitter
Multiple RF band operation in mobile devices
Mobile terminal device capable of more effectively utilizing operation portions, conductive portion, operation detecting unit, power supply unit, and signal processing unit
Copolymer for positive type lithography, polymerization initiator used in production of said copolymer, and composition for semiconductor lithography
Semiconductor device including a clock generating circuit for generating an internal signal having a coarse delay line, a fine delay line and a selector circuit
Using rule induction to identify emerging trends in unstructured text streams
Thin film switch and press key/keyboard using the same
  Randomly Featured Patents
Femoral intramedullary rod system
Exhaust gas sensor electrode improvement
Modular corrugated reusable crate system
Remote-control-signal-receiving device
Dual ophthalmic lens machining platform and simultaneous ophthalmic lens manufacturing method
Rim of glasses
System for providing mobile data security
Pipe connector with interengageable tubular pin and tubular box members
Housing for electronic apparatus
Charged beam lithography system