Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Image forming apparatus with an improved density adjustment unit
System and method for configuring software applications in a motor vehicle
Online data conversion technique using a sliding window
Synergistic preparations based on mixtures of glycerol ether with aromatic alcohol for controlling mycobacteria
Light barrier and method for detecting objects
Wireless communication system
Plants and seeds of hybrid corn variety CH979678
  Randomly Featured Patents
Structure for electrically connecting a terminal and a wire
Nonvolatile semiconductor memory device
Centrifugally assisted underfill method
Vibration sensitive valve operating apparatus
I Ching top
Vehicle direction estimation using transmission control information
Magnetic recording apparatus in a helical scan system
Crystalline forms of temozolomide
Shade or the like
Knitting machine