Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Audio and music data transmission medium and transmission protocol
Process for preparing MDA via the stage of the aminal
Remote controller
Peer to peer (P2P) missing fields and field valuation feedback
Network based technique for obtaining operator identifier for mobile devices
Soliciting first party in communication session to maintain call when degradation of connection to second party is anticipated
Processor micro-architecture for compute, save or restore multiple registers, devices, systems, methods and processes of manufacture
  Randomly Featured Patents
Riding toy
Chimeric serine proteases
Cluster valve for semiconductor wafer processing systems
Filter for a liquid dispenser
Disc brake
Method for making ultrahigh speed bipolar transistor
Jump rope
Machine for forming a locator pin
Cable for electronic battery tester
Process for producing alkyl 3-amino-4-substituted benzoates