Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Authentication platform and related method of operation
System, method and program product for guiding correction of semantic errors in code using collaboration records
Droplet generation and detection device, and droplet control device
Battery terminal with current sensor
Immunotherapy in cancer treatment
Engine RPM control device
Pulsed plasma with low wafer temperature for ultra thin layer etches
  Randomly Featured Patents
Slammer for use in playing milk cap type games and method of manufacture
Systems and methods for efficiently determining item slot assignments
Hybrid flare apparatus and method
System for measuring communication quality and method thereof
Orthopaedic gripping device
Using water concentration to control ethylene oligomerization
Dot matrix print head with moveably adjustable needle guide
Magneto-electric-induction conversion system of wireless input device
Force-transmission device for connecting engine to drive/load system of test stand
Belt tensioner and method of making the same