Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Method of operating a split gate flash memory cell with coupling gate
LO generation with deskewed input oscillator signal
Community profiling for social media
Scoring users of network based users
Tread portion of an automobile tire
Substantially aligned boron nitride nano-element arrays and methods for their use and preparation
Method and apparatus for filter-less class D audio amplifier EMI reduction
  Randomly Featured Patents
Method of modifying the surface of a medical device
Toothed power transmission belt
Vacuum cleaner
Alarm system having synchronizing pulse generator and synchronizing pulse missing detector
Phase shift mask and its inspection method
System and method of modifying data packet tags
System and method for molecular communication
Fixing module and case having the fixing module
Dump valve for attachment to fire engine tankers
Surface treatment of high-nickel/iron alloy steel plate for LNG or LPG tanks