Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Conductor-mixed active electrode material, electrode structure, rechargeable battery, and manufacturing method of conductor-mixed active electrode material
Idle stop and go system and method for controlling thereof
Method for conformal plasma immersed ion implantation assisted by atomic layer deposition
Method and apparatus for accessing and downloading information from the internet
Sampling switch circuit that uses correlated level shifting
Adaptive flow for thermal cooling of devices
Solid-state image sensing device and control method of solid-state image sensing device
  Randomly Featured Patents
Semiconductor memory device enabling test of timing standard for strobe signal and data signal with ease, and subsidiary device and testing device thereof
Microporous polycyclopentadiene-based aerogels
Autofocus system for scanning microscopy having a volume image formation
Earplug for insertion into an auditory duct
High frequency amplifier
Rolling bearing unit fitted with a rotational speed detection unit
Multilayer ceramics from hydrogen silsesquioxane
Process and apparatus for the recovery of krypton and/or xenon
Versican core protein, nucleic acid sequences encoding the same, nucleic acid probes, anti-versican antibodies, and methods of detecting the same