Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
ESD protection circuit and ESD protection device thereof
Probe for ultrasound diagnostic apparatus
Micro vein enhancer
Flat display panel and method for forming the same
Method and apparatus for information exchange over a web based environment
Emergency call notification for network services
Information obtaining and notification, data message forwarding and handover method and access node
  Randomly Featured Patents
Impact mechanism for impact printer
Semiconductor integrated circuit device analyzable by using laser beam inducing current
Sheet turn over apparatus
System and method for loading application classes
Bidirectional data interface for a processor embedded in a self-propelled vehicle
Hydraulic universal gym
Metadata communication system
Lamp clamp
Four wheeled motorcycle