Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Method for production of fermentable sugars from biomass
Address generation unit for accessing a multi-dimensional data structure in a desired pattern
Rapid glycopeptide optimization via neoglycosylation
LCD television set capable of external connection with application processor
Information distribution system, information distributing method, node, and recording medium
Nonvolatile semiconductor memory device and method for controlling the same
Method of stimulating tissue healing
  Randomly Featured Patents
Compositions based on flameproofed polyamide
Electronic proximity identification and recognition system with isolated two-way coupling
Applying annealing separators to oriented grain electrical steel sheet
Disposable wound dressing and support unit
Write timeout control methods for flash memory and memory devices using the same
Maize variety hybrid X85A660
Luggage-carrier or auxiliary luggage compartment for motor cars
Electrosurgical cutter
Woven slide fastener stringer
Improved battery assembly