Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Cross-platform content popularity rankings
Semiconductor device including multiple insulating films
Method of relaying data
Apparatus for radar target cloaking using polyhedral conducting mesh
Wall panel
Solenoid with armature having frontal recess
Milling cutting insert
  Randomly Featured Patents
Method for making composite structures
Method for performing on-wafer tuning of thin film bulk acoustic wave resonators (FBARS)
Serial crossflow filtration assembly
Compact, mechanically scanned cassegrain antenna system and method
Document image re-ordering systems and methods
Rapid tissue processing method and apparatus
Hoof cleaner
Transmission gate-based spin-transfer torque memory unit
Integrated support and electronic prewired rack for acoustic drums with electronic trigger sensor
Method of fabricating color filter panel using back exposure and structure of color filter panel