Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Electrode assembly with centrally wound separator member
System and method for text input with a multi-touch screen
Light-emitting device
Actuators and moveable elements with position sensing
Method and systems for detecting duplicate travel path
Optical multiplexer/demultiplexer
Organic light emitting display apparatus
  Randomly Featured Patents
Downhole stabilizing tool with actuator assembly and method for using same
Brush pressure system
Mass algal culture system
Process for preparing lankacidin carbamate derivatives
Control circuit, refrigeration system, and method of controlling speed of an alternating current motor
Reel monitoring device for an amusement machine
LSI package structure
Cooling plates for a furnace