Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control










Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.








 
 
  Recently Added Patents
High-frequency-link power-conversion system having direct double-frequency ripple current control and method of use
Automatic adjustment of devices in a home entertainment system
Electrode composition with enhanced performance characteristics
Interlock apparatus for vacuum circuit breaker
Adaptive contact window wherein the probability that an answering user/expert will respond to a question corresponds to the answering users having response rates that are based on the time of
Resist underlayer film forming composition for lithography, containing aromatic fused ring-containing resin
Antenna tuning on an impedance trajectory
  Randomly Featured Patents
Devices, systems, and methods for designing a motor
Methods and systems for auto-instantiation of storage hierarchy for project plan
Rod holder
Display apparatus with adjustable supporting device
Bile acids
Safety scissors
System for and method of supplying fuel to internal combustion engine
Method and apparatus for counting blood platelets
Shipboard container for survival equipment
Active structure of a semiconductor device