Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Electronic time stamping apparatus for use with an inground transmitter
Computer program and apparatus for evaluating signal propagation delays
Method for repairing or replacing damaged tissue
Methods and compositions to treat and detect misfolded-SOD1 mediated diseases
Rotating device
Character input device and program for displaying next word candidates based on the candidates' usage history
Bi-directional, compact, multi-path and free space channel replicator
  Randomly Featured Patents
Head disc merge assembly for use at a merging station
Interactive story book using stickers and a method of teaching
Reconfigurable toy tank
Novel dosage form
Regulators of the hedgehog pathway, compositions and uses related thereto
Method and apparatus for photofinishing a photosensitive media and/or ordering of image products
System and method of modifying power use within an information handling system
Trim for light fixture
Controlled thermal expansion alloy and article made therefrom
Multiple user spread-spectrum communication system