Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Multiple monochromatic print cartridge printing method separating distinct colour plane into plurality of fake colour planes to form fake colour image
Electrical connector
Docking terminal and system for controlling vehicle functions
Rules extensibility engine
Method and apparatus for producing triangular waveform with low audio band noise content
Field device with separated memory areas
Digital to analog converter
  Randomly Featured Patents
Optically active ammonium salt compound, production intermediate thereof, and production method thereof
Intelligent network interface circuit
Plasma etching method and apparatus
Nitric oxide analysis and scrubber therefor
Automatic developing apparatus for silver halide photographic photosensitive material
High temperature embedded charge devices and methods thereof
Controller for pumping apparatus
Dynamic adaptation for wireless communications with enhanced quality of service
Display device and method of designing display device
Symmetric multiprocessing system with unified environment and distributed system functions