Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Solid-state imaging device, method for manufacturing solid-state imaging device, and electronic apparatus
Monitoring activity of a user in locomotion on foot
Method of using nutritional compounds dihydroquercetin (taxifolin) and arabinogalactan in combination with dihydroquercetin (taxifolin) to reduce and control cardiometabolic risk factors assoc
Noise spectrum tracking in noisy acoustical signals
PCSK9 antagonists
Shipping container explosives and contraband detection system using nuclear quadrupole resonance
Method and apparatus for management and analysis of services in VoIP networks
  Randomly Featured Patents
Coupler for cable trough
Fixing apparatus capable of heating the releasing agent
Optoelectronic and photonic devices formed of materials which inhibit degradation and failure
Method for consistently producing carbon black having a high tint
Method of inhibiting reservoir scale
Apparatus for dampening vibrations of an automatic guided vehicle
Nostril grooming tool
World switch between virtual machines with selective storage of state information
Apparatus for mixing air and fuel in an internal combustion engine
Method and apparatus for reducing cache snooping overhead in a multilevel cache system