Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Radio frequency-communication device and method for operating the same
Systems and methods for cryptographic masking of private data
Systems and methods for determining user actions
Hockey puck themed hand clap maraca
Systems and methods to test and/or recover magnetic sensors with ESD or other damage
Control device and method for the control of functions
Analogs of benzoquinone-containing ansamycins and methods of use thereof
  Randomly Featured Patents
Methods for use in forming a capacitor and structures resulting from same
Process for the distribution of submunition
Antimicrobial polypeptides
Electric air heater
Method for measuring the distance of an object
Portable wall system and method of installing same
Portable pitching mound
High rejection evanescent MIC multiplexers for multifunctional systems
Shoestring tying apparatus