Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Fluorescent proteins
Treatment of cancer using the sodium salt of a benzoic acid derivative
Silicone hydrogel, lens for eye and contact lens
Method for culturing lactic acid bacterium and method for producing fermented milk
Method and system for expanding axial coverage in iterative reconstruction in computer tomography (CT)
Hydrating lounge chair
Build process management system
  Randomly Featured Patents
Memory card connector
Process for forming fiber reinforced composite articles
Ceiling fan housing
Low stress heat exchanger and method of making the same
Method for synthesizing peptides, peptide mimetics and proteins
Piperazino derivatives as neurokinin antagonists
Enzymatic resolution of propylene glycol alkyl (or aryl) ethers and ether acetates
Plastic container and method of manufacturing the same
Air bag inflation/ deflation system
Retractable bungee cord tie down