Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Ice data collection system
Baseball player stationery tab
Device for accurately measuring concentration of component in blood and control method of the device
Cantilever of scanning probe microscope and method for manufacturing the same, method for inspecting thermal assist type magnetic head device and its apparatus
Enhanced claims damage estimation using aggregate display
Method and system for streaming digital video content to a client in a digital video network
System, method and computer program product for monitoring and controlling network connections from a supervisory operating system
  Randomly Featured Patents
Preparation of fluorine-containing diphenyl ethers
Magnetic coupling devices and associated methods
Electronic or optoelectronic housing with ceramic insert
Method of treating fibroproliferative disorders
Earplug or similar article
Non-recoverable surge and blowout detection in gas turbine engines
Vehicle power transmission device
Method for the selective removal and recovery of ammonia from ammonia- and hydrogen sulfide-containing gas mixtures
Semiconductor component comprising bump-like, metallic lead contacts and multilayer wiring
Heterocyclic substituted 2-methyl-benzimidazole antiviral agents