Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control










Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.








 
 
  Recently Added Patents
Mechanisms for marking the orientation of a sawed die
Systems and methods for controlling registration of advancing substrates in absorbent article converting lines
Portion of display panel or screen with an icon
Method to prevent hyper frame number de-synchronization in a wireless communication system
Newly identified human rhinovirus of HRV-C and methods and kits for detecting HRV-Cs
Navigating applications using side-mounted touchpad
Printer
  Randomly Featured Patents
Image forming apparatus with improved document feeder
Automated tanker unloading system
Apparatus and method for signal transmission/reception in a communication system
Wall mounted refrigerator system
Regulating circuitry for automobile light systems
Optical recording method, optical recording apparatus, optical reading method, and optical reading apparatus
Analogue to digital converter
Isolation system for a seat or the like, and vehicle incorporating same
Integrated circuit output buffers having feedback switches therein for reducing simultaneous switching noise and improving impedance matching characteristics
Projection type video display