Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Bandpass filter and radio communication module and radio communication device using the same
Haloalky -substituted amides as insecticides and acaricides
Tab visibility
Case for electronic device
Substituted di-arylhydantoin and di-arylthiohydantoin compounds and methods of use thereof
VGPU: a real time GPU emulator
Device and process for isolating and cultivating live cells on a filter or extracting their genetic material
  Randomly Featured Patents
MRI-compatible patches and methods for using the same
Power transmission mechanism and electric drive system using the same
Heart massage apparatus
Electron emission display (EED) device with variable expression range of gray level
Toy train
Cable splicing method with reduced waste of cross-linked polymer insulation
Method for receiver autonomous integrity monitoring and fault detection and elimination
Gas cooling method using a melting/solidifying media for high pressure storage tanks for compressed natural gas or hydrogen
Elastomeric compounds containing recycled materials and silica
Communication system, terminal device, and method of controlling terminal devices in communication system