Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Methods for the production of aligned carbon nanotubes and nanostructured material containing the same
Target output device and extreme ultraviolet light source apparatus
Method, system, and computer program product for scoring theoretical peptides
Dental composition, kit of parts and use thereof
System and method for optimizing use of plug-in air conditioners and portable heaters
Storage device performance alignment notification
Method and apparatus for detection of LVDT core fallout condition
  Randomly Featured Patents
Multichip module
Insurance verification system and method
Power control method for eliminating output power offset of a pick-up head in an optical disc drive
Footwear sole
Trailer hitch ball cover
Method of making layered superlattice material with ultra-thin top layer
Electrical connector
Molded case circuit breaker with a movable electrical contact positioned by a camming spring loaded clip
Method and apparatus for reading label bar codes