Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Methods and systems for automated segmentation of dense cell populations
Monitoring of undesirable fluid ingress into subsea control modules
Disposable and tamper-resistant RFID lock
Video recording and playing apparatus and its control method
Configurations and methods for effluent gas treatment
Methods for selective reverse mask planarization and interconnect structures formed thereby
Monitoring agent programs in a distributed computing platform
  Randomly Featured Patents
Self-centering control rod
Method and composite resonator for tuning an engine air induction system
Stamp pad container
Agents for controlling plant pests
Quaternary amino acids on solid supports
Magnetic separation method
Voltage interfacing buffer with isolation transistors used for overvoltage protection
Control rod canopy seal positioning and welding system
Apparatus for controlling amount of fuel-vapor purged from canister to intake air system
Hydro static wrench