Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Secure service for enabling communication for calling party when communication service for called party is suspended
Method and device for processing broadcast packets/multicast control messages
Method of driving stereoscopic display apparatus and stereoscopic display apparatus
System and method for agitation of multiple specimen containers
Mobile electronic device
Resistor-2 resistor (R-2R) digital-to-analog converter with resistor network reversal
Measurement of an analyte on the skin using a hue angle
  Randomly Featured Patents
Operational amplifier
Signal transmission method in WDM transmission system, and WDM terminal, optical add-drop multiplexer node, and network element used in the same system
P-i-n diode crystallized adjacent to a silicide in series with a dielectric antifuse
Electrical connector with one-piece shield
Backlight module with two translucent faces
Bandwidth analysis system and method
Roller skate
Rotatable cam for skip-print mandrel wheel assembly
Dampened chain wheel
Toy skillet and knife having simulated sound-producing capabilities