Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Adhering composition and method of applying the same
Information display
Acoustic measuring instrument
Debugging using code analysis
Identifying multi-component carrier cells
Methods and compositions for wound healing
Circuitry testing module and circuitry testing device
  Randomly Featured Patents
Mechanical pipe expander
Expansible anchor assembly and its fastening adaptor
Enhancement of immunochemical staining in aldehyde-fixed tissue
Methods for inducing in vivo tolerance
Diagnosing, monitoring and treating inflammation
Automated tissue retention system
Video switcher apparatus for wide screen EDTV signals
Modem having first and second registers enabling both to concurrently receive identical information in one context and disabling one to retain the information in a next context
Cell penetrating peptides for intracellular delivery
Method of storing and retrieving miniaturized data