Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Laser processing a multi-device panel
Method for manufacturing light emitting diodes
Query optimization with awareness of limited resource usage
Establishing a social network
Medicament container
Storage device having clock adjustment circuitry with firmware-based predictive correction
  Randomly Featured Patents
System and method for monitoring and recovering the state of user participation in interactive broadcasts
Extended life nickel-hydrogen storage cell
Atmospheric-pressure plasma decontamination/sterilization chamber
Chipping apparatus having an adjustable cutting angle
Integrated residential and automotive energy system
Power-supplying device for peripheral applied equipments of a computer
Modulation format adjusting optical transponders
Thermal mass flow sensor
Predicting movement of a mobile node from a current access location to next access locations
Filtration system