Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Method and apparatus for producing homogeneous magnetic fields
Processing financial documents
Method and apparatus for selective decoding in a wireless communication system
Field emission cathode structure
Method of synchronization for low power idle
Liquid crystal display device
  Randomly Featured Patents
Apparatus and method for cleaning a lens system
Liquid discharge device
Water-powered aircraft lawn sprinkler
Soft output M-algorithm receiver structures with generalized survivor selection criteria for MIMO systems
Ribbed electrodes and methods for their use
Suspended speaker system
Apparatus and method for simultaneously coating and measuring parts
Glitch free power-up for a programmable array
Rotary phone dial writing instrument
Testing system with database-generic front end