Resources Contact Us Home
Hierarchical cache system flushing scheme based on monitoring and decoding processor bus cycles for flush/clear sequence control

Image Number 4 for United States Patent #5581727.

An apparatus for monitoring and decoding processor bus cycles and flushing a second level cache upon decoding a special flush acknowledge cycle. The CPU preferably includes an internal cache and a flush input for receiving a signal commanding the CPU to flush its internal cache. After flushing its cache by performing any necessary cycles to write back dirty data to main memory, the CPU performs a special flush acknowledge cycle to inform external devices that the flush procedure has been completed. A cache controller detects the flush acknowledge cycle and provides a flush signal to the second level cache. The cache controller then provides an end of cycle signal to the CPU to indicate that the flush cycle has been acknowledged.

  Recently Added Patents
Apparatus and method for discharging capacitor of input filter of power supply, and power supply including the apparatus
Combination for composite layered chip package
Wristband with detachable labels
UV liquid treatment system
Mounting apparatus for PCI card
Rose plant named `Esm R068`
Quantitative oxygen imaging systems and methods using echo-based single point imaging
  Randomly Featured Patents
Lighting apparatus
Method and apparatus for controlling a wet end drum of a steam heated drum dryer
Automotive wheel
Decoder for subsampled video signal
Method of manufacturing substituted monoamides of dicarboxylic-acid monoalkyl esters
Turbine blade tip cap
Object matting using flash and no-flash images
Prefabrication type high level road structure and construction method thereof
Regulated flyback converter with spike suppressing coupled inductors
Fuel injector and its control method