Resources Contact Us Home
Semiconductor memory device

Image Number 5 for United States Patent #5574680.

A semiconductor memory device including a memory cell array which is formed of each of memory cells connected to intersection of a plurality of bit lines and word lines is provided such that, during designing the layout, a length of a storage electrode of the outermost memory cell in the memory cell array is longer than that of a storage electrode of an inner memory cell, or a spacing between two bit lines in the periphery of the memory cell array is longer than that between bit lines in the inner portion of the memory cell array, or a width of an active region of the outermost memory cell is wider than that of an active region of the inner memory cell, thereby forming a metal layer having an excellent step coverage by means of only the layout arrangement without additional processes while being not concerned about the structure of a storage electrode.

  Recently Added Patents
Apoptosis inductor extracted from potato, potato foodstuff containing the inductor, and processed product thereof
Acceleration based mode switch
Carrying case
Inductance element
Monitoring device, monitoring method and non-transitory computer readable medium
Anti-infective derivatives, method for the production thereof, pharmaceutical compositions containing same and uses of said derivatives in treatment
  Randomly Featured Patents
Extension handle assembly
Fireplace air supply
Transport of SONET signals over an optical communications network
Pair of tweezers
Electronic board, method of manufacturing the same, and electronic device
Process for separation and recovery of metal values from sulfide ore concentrates
Vehicular mirror having tilt angle detection rod with swing axis
Method for incinerating sludges
Paraelectric thin film semiconductor material and method for producing the same
Canine ear strengthening and training device