Image Number 6 for United States Patent #5559749.
An integrated circuit memory is described which has a multi-bit write register. Each plane of the multi-bit write register has a plurality of bits, or columns. The multi-bit write register allows each memory cell in a block of selected memory cells of the integrated circuit memory to be block written to a different logic state. The write register can be a color register in a multi-port memory device, or a single port device. Several methods of loading the write register are also described. These methods include loading the write register one column at a time or one plane at a time. The columns or planes can be loaded in either a pre-determined pattern, or selectively loaded.