Resources Contact Us Home
Method and apparatus for a line based non-blocking data cache

Image Number 3 for United States Patent #5555392.

A method and apparatus for providing a non-blocking cache that uses substantially less die area than a prior art non-blocking cache. In the present invention, pending count and ignore fill fields are added to each line of the cache. These fields are used in conjunction with a valid field (that indicates whether or not the line contains valid data) to keep track of the status of pending load operations that have resulted in cache misses. The pending field keeps a count of the number of outstanding load misses for the line. If a store occurs for an address of a line, the ignore fill field is set to indicate that any fills that are pending for the line are to be ignored because the pending fills will be supplying stale data to the line.

  Recently Added Patents
Remote management of networked systems using secure modular platform
Plural component proportioner
Manufacturing method power semiconductor device
Automatic baroreflex modulation responsive to adverse event
Stretchable elastic laminate having increased CD elongation zones and method of production
Surveillance apparatus and method for wireless mesh network
Mobile device case with storage compartment
  Randomly Featured Patents
Regenerative heater of diesel engine particulate trap and diesel engine particulate trap using the same heater
Process for the industrial synthesis of the methyl diester of 5-amino-3-carboxymethyl-4-cyano-2-thiophenecarboxylic acid, and application to the synthesis of bivalent salts of ranelic acid and
N-alkyl neotridecanamide insect repellent compositions
Amino-acid amide derivatives, processes for preparing the same, agricultural or horticultural fungicides, and method for killing fungi
Magnetoresistive sensor element and method for reducing the angular error of a magnetoresistive sensor element
Barrier element for vehicle door
Hardware load balancing through a single fabric
Apparatus for random access memory array self-repair
systems and methods for motion recognition with minimum delay
Differential case and push-frame assembly