Resources Contact Us Home
Radio frequency bus leveling system

Image Number 7 for United States Patent #5546050.

A bus leveling system for automatically monitoring and maintaining the amplitude of a radio frequency (RF) signal carded on a bus. A two-stage variable gain amplifier (64) is connected in series with the bus. Each stage of the variable gain amplifier is constructed with a PIN diode (84, 86) in a feedback path of the stage. The amplification of the variable gain amplifier is varied by the injection of current into the feedback path to adjust the resistance of the PIN diodes. A control circuit having an RE detector (78) is provided to monitor and adjust the gain generated by the variable gain amplifier. Preferably, the control circuit and the variable gain amplifier are incorporated into an Application Specific Integrated Circuit (ASIC) (62). The RF detector is constructed of two Gilbert multipliers (202, 204) to minimize errors caused by operating condition changes, including variations in power supply voltage, temperature, or process.

  Recently Added Patents
Mobile communication terminal provided with handsfree function and controlling method thereof
Single-stage PFC converter with constant voltage and constant current
Repeating frame battery with joining of cell tabs via welded-on male and female slip-fit connectors
Distributed IP-PBX signal processing
Assigning runtime artifacts to software components
Device, information processing method, and computer-readable storage medium
Pet urn enclosure
  Randomly Featured Patents
Adaptors for radiation detectors
Microwaveable bread product
Secure money transfer systems and methods using biometric keys associated therewith
Color display monitor
Method of chemical deodorization of articles and solutions used in medical and biological procedures
Reducible carton with locking and reclosure features
Conductive ball removing method, conductive ball mounting method, conductive ball removing apparatus, and conductive ball mounting apparatus
Metal oxide semiconductor transistor with reduced gate height, and related fabrication methods
High-speed data processing using internal processor memory space