Resources Contact Us Home
Reducing the natural current limit in a power MOS device by reducing the gate-source voltage

Image Number 3 for United States Patent #5541799.

In accordance with the present invention, an output current limit circuit for protecting a power MOS output device of an integrated circuit from an excessive drain current comprises a power MOS device 110, a means 30 to sense a predetermined trigger current, and a means 20 to reduce a gate-source voltage on MOS output device 110 to a predetermined approximately fixed value. A drain current I.sub.D flows through power MOS device 110 from output terminal 102 in response to the gate-source voltage. A short circuit condition may allow an excessive amount of drain current I.sub.D to flow through output terminal 102. The gate-source voltage is reduced in response to sensing the trigger current. Reducing the gate-source voltage raises a drain-source resistance of MOS device 110 and reduces drain current I.sub.D so that MOS device 110 is not damaged by the short circuit condition.

  Recently Added Patents
Buried object detection in GPR images
Autonomous primary-mirror synchronized reset
Processor and data transfer method
Continuously variable transmission and control method thereof
Fuel cell system, and electric vehicle equipped with the fuel cell system
Tactile output device for computing device notifications
  Randomly Featured Patents
Methods of making slide-zippered reclosable packages on horizontal form-fill-seal machines
Agricultural seeding machine with compact furrow opener/closer
Thermal inner tube
Porous bone replacement materials
Light source apparatus for endoscope
Hermaphroditic flat cable connector
Procedural user interface
Modified oligonucleotides and applications thereof
Method and apparatus for evaluating the syntax elements for DCT coefficients of a video decoder
Method of treating Parkinson's Disease using pentanedione derivatives