Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Reducing the natural current limit in a power MOS device by reducing the gate-source voltage










Image Number 3 for United States Patent #5541799.

In accordance with the present invention, an output current limit circuit for protecting a power MOS output device of an integrated circuit from an excessive drain current comprises a power MOS device 110, a means 30 to sense a predetermined trigger current, and a means 20 to reduce a gate-source voltage on MOS output device 110 to a predetermined approximately fixed value. A drain current I.sub.D flows through power MOS device 110 from output terminal 102 in response to the gate-source voltage. A short circuit condition may allow an excessive amount of drain current I.sub.D to flow through output terminal 102. The gate-source voltage is reduced in response to sensing the trigger current. Reducing the gate-source voltage raises a drain-source resistance of MOS device 110 and reduces drain current I.sub.D so that MOS device 110 is not damaged by the short circuit condition.








 
 
  Recently Added Patents
IC layout parsing for multiple masks
Cell proliferation inhibitor
Location-based method to specify ratio frequency spectrum rights
System for presenting media services
Low-coupling oxide media (LCOM)
Photographic printing paper and method of making same
Container pack
  Randomly Featured Patents
Organic light emitting display device and method of fabricating the same
Air outlet device for a vehicle, especially for an airplane
System, method and computer instructions for assessing alertness of an operator of an image review system
Angled reamer spindle for minimally invasive hip replacement surgery
Polycide local interconnect method and structure
Method and apparatus for inspecting integrated circuit pattern
Central heating plant
Solder ball attaching system and method
Liquid crystal copolyesters containing 4-carboxybenzenepropionic acid
Online multiprocessor system reliability defect testing