Resources Contact Us Home
Reducing the natural current limit in a power MOS device by reducing the gate-source voltage

Image Number 3 for United States Patent #5541799.

In accordance with the present invention, an output current limit circuit for protecting a power MOS output device of an integrated circuit from an excessive drain current comprises a power MOS device 110, a means 30 to sense a predetermined trigger current, and a means 20 to reduce a gate-source voltage on MOS output device 110 to a predetermined approximately fixed value. A drain current I.sub.D flows through power MOS device 110 from output terminal 102 in response to the gate-source voltage. A short circuit condition may allow an excessive amount of drain current I.sub.D to flow through output terminal 102. The gate-source voltage is reduced in response to sensing the trigger current. Reducing the gate-source voltage raises a drain-source resistance of MOS device 110 and reduces drain current I.sub.D so that MOS device 110 is not damaged by the short circuit condition.

  Recently Added Patents
Recombinant negative strand virus RNA expression systems and vaccines
Tunnel magnetoresistance read head with narrow shield-to-shield spacing
Optical sensor and electronic apparatus
Call admission control method and system
Pet urn enclosure
Motor drive component verification system and method
Low-complexity motion vector prediction systems and methods
  Randomly Featured Patents
Structural system of toroidal elements and method of construction therewith
Method and apparatus for detection of fertility
Method of and apparatus for testing of mass-produced articles
Machine and method for simulating a processor-based digital system
Motor-vehicle door latch with child-safety cutout
Tree-type broadcast system, method of instructing mode switch, broadcast device, and broadcast process program
Dual-phase content synchronization
Remote platform multiple capture image formation method and apparatus
Work positioning device
Connector plug for network cabling