Resources Contact Us Home
Reducing the natural current limit in a power MOS device by reducing the gate-source voltage

Image Number 3 for United States Patent #5541799.

In accordance with the present invention, an output current limit circuit for protecting a power MOS output device of an integrated circuit from an excessive drain current comprises a power MOS device 110, a means 30 to sense a predetermined trigger current, and a means 20 to reduce a gate-source voltage on MOS output device 110 to a predetermined approximately fixed value. A drain current I.sub.D flows through power MOS device 110 from output terminal 102 in response to the gate-source voltage. A short circuit condition may allow an excessive amount of drain current I.sub.D to flow through output terminal 102. The gate-source voltage is reduced in response to sensing the trigger current. Reducing the gate-source voltage raises a drain-source resistance of MOS device 110 and reduces drain current I.sub.D so that MOS device 110 is not damaged by the short circuit condition.

  Recently Added Patents
Surface acoustic wave resonator for down-hole applications
Floor relief for dot improvement
Semiconductor device and method for manufacturing same
Evaluating programmer efficiency in maintaining software systems
Hybrid interconnect scheme including aluminum metal line in low-k dielectric
Inducement of organogenetic tolerance for pancreatic xenotransplant
Method or system for investing and/or trading
  Randomly Featured Patents
Spinneret with slotted outlet
Method of compression molding synthetic resin
Non-aqueous pigment ink
Extrusion die with external and internal cooling means
Process for removing sulfur oxides from a gas by means of an absorption mass regenerable by reaction with elemental sulfur
Wire bonder tail length monitor
Water filter
Functional infrared fluorescent particle
Restraint kit apparatus
Chuck for positioning chip electronic elements