Resources Contact Us Home
Reducing the natural current limit in a power MOS device by reducing the gate-source voltage

Image Number 3 for United States Patent #5541799.

In accordance with the present invention, an output current limit circuit for protecting a power MOS output device of an integrated circuit from an excessive drain current comprises a power MOS device 110, a means 30 to sense a predetermined trigger current, and a means 20 to reduce a gate-source voltage on MOS output device 110 to a predetermined approximately fixed value. A drain current I.sub.D flows through power MOS device 110 from output terminal 102 in response to the gate-source voltage. A short circuit condition may allow an excessive amount of drain current I.sub.D to flow through output terminal 102. The gate-source voltage is reduced in response to sensing the trigger current. Reducing the gate-source voltage raises a drain-source resistance of MOS device 110 and reduces drain current I.sub.D so that MOS device 110 is not damaged by the short circuit condition.

  Recently Added Patents
Transferring a document
Pre-sealing unit for wire-cut electric discharge machine
Compatibility check
Distributed mobile access point acquisition
Adaptive analog echo/next cancellation
3,7-diamino-10H-phenothiazine salts and their use
Data processor with virtual machine management
  Randomly Featured Patents
Digital audio amplifiers, electronic systems, and methods
Methods, systems, and products for identity verification
Compression log debarking apparatus
Method and system for producing electrocatalytic coatings and electrodes
Interline transfer CCD image sensing apparatus
Magnetic recording medium
Personal communication system providing supplemental information mode
Methods and apparatus for forwarding access requests in a content addressable computer system
Missing step detection device of passenger conveyor
Efficient flash memory-based object store