Resources Contact Us Home
Reducing the natural current limit in a power MOS device by reducing the gate-source voltage

Image Number 3 for United States Patent #5541799.

In accordance with the present invention, an output current limit circuit for protecting a power MOS output device of an integrated circuit from an excessive drain current comprises a power MOS device 110, a means 30 to sense a predetermined trigger current, and a means 20 to reduce a gate-source voltage on MOS output device 110 to a predetermined approximately fixed value. A drain current I.sub.D flows through power MOS device 110 from output terminal 102 in response to the gate-source voltage. A short circuit condition may allow an excessive amount of drain current I.sub.D to flow through output terminal 102. The gate-source voltage is reduced in response to sensing the trigger current. Reducing the gate-source voltage raises a drain-source resistance of MOS device 110 and reduces drain current I.sub.D so that MOS device 110 is not damaged by the short circuit condition.

  Recently Added Patents
Process to make structured particles
Method and apparatus for a finite impulse response filter
Control of a brushless motor
Embedded metallic tubes with compression fit and method for manufacturing the same
System for generating gated clock signals
Mold for footwear bottoms
Micro-plasma field effect transistors
  Randomly Featured Patents
Freeze-tolerant waterline valve for a refrigerator
Method and apparatus for intersecting downhole wellbore casings
High-clearance vehicle suspension with spacer arrangement mountable between spindle and wheel hub mounting bracket for adjusting working clearance
Decorative wall system
Refuse collection device
Surface treatment apparatus
Soybean glutathione-S-transferase enzymes
Oven door
Automatic flushing system for membrane separation machines such as reverse osmosis machines
Antibodies to human interleukin-11 receptor