Resources Contact Us Home
Reducing the natural current limit in a power MOS device by reducing the gate-source voltage

Image Number 3 for United States Patent #5541799.

In accordance with the present invention, an output current limit circuit for protecting a power MOS output device of an integrated circuit from an excessive drain current comprises a power MOS device 110, a means 30 to sense a predetermined trigger current, and a means 20 to reduce a gate-source voltage on MOS output device 110 to a predetermined approximately fixed value. A drain current I.sub.D flows through power MOS device 110 from output terminal 102 in response to the gate-source voltage. A short circuit condition may allow an excessive amount of drain current I.sub.D to flow through output terminal 102. The gate-source voltage is reduced in response to sensing the trigger current. Reducing the gate-source voltage raises a drain-source resistance of MOS device 110 and reduces drain current I.sub.D so that MOS device 110 is not damaged by the short circuit condition.

  Recently Added Patents
Method and structure for image local contrast enhancement
Control unit of a ride level control system, and ride level control system
Powerline communication device with load characterization functionality
Image forming apparatus
Integrated circuit packaging system with an encapsulation and method of manufacture thereof
Supply voltage generating circuit and semiconductor device having the same
Flavonoid dimers and methods of making and using such
  Randomly Featured Patents
Optical communication module
Glial mitogenic factors, their preparation and use
Planter with structural air manifold
Combined closure and dispensing control top for containers
Heat-dissipating apparatus for an integrated circuit device
Perfume flacon
Plasma generation method, cleaning method, and substrate processing method
Mop swab holder
Low power push-pull CMOS driver circuit
Test fixture for printed circuit board