Resources Contact Us Home
Character recognition system based on a neural network

Image Number 3 for United States Patent #5528700.

A character recognition system based on a neural network determines activation patterns in an input layer and output layer, increases weights of synapses in a middle layer so that neurons activate with more than a certain rate among those corresponding to neurons in the input layer and the output layer and repeats the same process for each neuron in the middle layer. The input layer and output layer possess a plurality of neurons which activate and output certain data according to a specific result and the middle layer is between the input layer and output layer. The middle layer also possesses a plurality of neurons which are connected to each neuron in the input layer and output layer.

  Recently Added Patents
(-)-epigallocatechin gallate derivatives for inhibiting proteasome
Light-emitting device package and method of manufacturing the same
Identification of electrical grid phase information for end-points in a grid network
High porosity ceramic honeycomb article containing rare earth oxide and method of manufacturing same
Agents for preventing and treating disorders involving modulation of the ryanodine receptors
Halogen-free flame retardants for epoxy resin systems
Fabric care compositions comprising front-end stability agents
  Randomly Featured Patents
Variable-venturi carburetor
Artificial knee joint assembly capable of maintaining a knee angle between a lower leg and a thigh when the assembly stands on a horizontal or inclined surface
Measuring gas levels
Side looking minimally invasive surgery instrument assembly
Peptides and proteins for early liver development and antibodies thereto
Variable volume hydrogen storage
Method and apparatus for detecting and correcting clock duty cycle skew in a processor
Method of producing rough polysilicon by the use of pulsed plasma chemical vapor deposition and products produced by the same
Stabilization of Ni monosilicide thin films in CMOS devices using implantation of ions before silicidation
Linearized fractional-N synthesizer having a gated offset