Resources Contact Us Home
Industrial controller with coordinated timing

Image Number 3 for United States Patent #5519726.

A method for providing a standard coordinated time throughout spatially separated functional modules of an industrial controller employs a module operating as a time-master which transmits a coordinated time value to various dependent modules through communication modules. The particular time-master is determined by an arbitration process among potential masters which examines a time quality value, indicating the precision of the time-master's clock, and incorporated in the transmitted synchronization signal. Upon the loss of a master or the introduction of a new master, mastership is reallocated so that the master time value is provided from that module having the best time quality. Offset caused by "ripple through" of the time value through communication modules is minimized by summing to that time value as it traverses a communication module with a time quantity measuring the processing time of the communication module.

  Recently Added Patents
Method and apparatus for monitoring for a radio link failure
PCSK9 antagonists
System and methods for facilitating and documenting user thinking and learning using enhanced interactive constructs
Composite filtration membranes and methods of preparation thereof
Organic light-emitting display and method of manufacturing the same
Printing system, information processing apparatus, print job processing method, information processing method, program, and storage medium
Architectural panel with natural fossil spade leaf embossed surface
  Randomly Featured Patents
Gray scale optical mark reader
Hair adornment
System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding
Bulk-storage apparatus with unloader
Mini arched bridge
High numerical aperture optical fiber
Trocar wound closure device
Authentication method and related devices
Method and apparatus for removing foreign matter from a flow cell of a particle study device
Segmented bus architecture for improving speed in integrated circuit memories