Resources Contact Us Home
Semiconductor memory device having an SRAM as a cache memory integrated on the same chip and operating method thereof

Image Number 3 for United States Patent #5509132.

A cache DRAM (100) includes a DRAM memory array (11) accessed by a row address signal and a column address signal, an SRAM memory array (21) accessed by the column address signal, and an ECC circuit (30). The DRAM memory array (11) is divided into a plurality of blocks (B1 to B64), each including a plurality of columns. The SRAM memory array (21) includes 4 ways (W1 to W4). In determining a cache hit/cache miss, a column address signal is inputted. Consequently, the SRAM memory array (21) is accessed and data are read from each of the ways. When a cache hit occurs, one way is selected in response to an externally applied way address signal, and data from that way are outputted. When a cache miss occurs, the column address signal is latched and the row address signal is applied. The DRAM array (11) is accessed in accordance with the row address signal and the latched column address signal.

  Recently Added Patents
Mobile communication apparatus
Supporting multiple channels of a single interface
Method and apparatus for verifiable generation of public keys
Front exterior of an automotive tail lamp
Electromagnetic bandgap structure and printed circuit board
Node and wireless sensor network comprising the node
Pre-colored methodology of multiple patterning
  Randomly Featured Patents
Apparatus for separating entangled parts
Optical element and method for its manufacture
Method for producing a multilayer system on a carrier, in particular in an electrochromic element
Sleeve for a quick connect fluid coupling
Case for media disc
Metal annulus seal
Image receiver element for use in silver salt diffusion transfer
Photographic display elements comprising stable IR dye compositions for invisible marking
Battery disconnect switch for electric vehicle
Use of N-acylamino acid compounds as texturing agents