Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Semiconductor memory device having an SRAM as a cache memory integrated on the same chip and operating method thereof










Image Number 12 for United States Patent #5509132.

A cache DRAM (100) includes a DRAM memory array (11) accessed by a row address signal and a column address signal, an SRAM memory array (21) accessed by the column address signal, and an ECC circuit (30). The DRAM memory array (11) is divided into a plurality of blocks (B1 to B64), each including a plurality of columns. The SRAM memory array (21) includes 4 ways (W1 to W4). In determining a cache hit/cache miss, a column address signal is inputted. Consequently, the SRAM memory array (21) is accessed and data are read from each of the ways. When a cache hit occurs, one way is selected in response to an externally applied way address signal, and data from that way are outputted. When a cache miss occurs, the column address signal is latched and the row address signal is applied. The DRAM array (11) is accessed in accordance with the row address signal and the latched column address signal.








 
 
  Recently Added Patents
Method for inhibiting thermal run-away
Method and apparatus for diagnosing faults in a hybrid internet protocol network
Methods and apparatus to identify exposure to 3D media presentations
Semiconductor pressure sensor
Computer server capable of supporting CPU virtualization
System and method for document orientation detection
Rear bumper for an automobile
  Randomly Featured Patents
Optical head and optical disc device provided therewith
Connector assembly, connector, connector assembling construction and method of assembling them
Apparatus facilitating suturing in laparoscopic surgery
Display screen or portion thereof with animated graphical user interface
Constant volume lithium battery cell and process
Mouthguard packaging
Television signal reception apparatus and method, and broadcast reception apparatus and method
Wire feeder with non-linear speed control
Process for the production of fatty acid esters of hydroxyalkyl sulfonate salts
Transmission of digital data over an A.C. supply line