Resources Contact Us Home
Data processor and read control circuit, write control circuit therefor

Image Number 13 for United States Patent #5499380.

A shift circuit 213 used in arithmetic operations is provided with the shift width generating circuit 217 which generates a shift width data from lower bits of an access address and an access size, and a circuit is provided to generated data comprising the first select output circuit 214, the third select output circuit 216 and the like which generate a data by merging byte by byte selected from either an output of the shift circuit 213 or a value of a register of a register file 210 according to the combination of the lower bits of the access address and the access size. It is possible to align the data in the shift circuit 213 which is provided for the purpose of arithmetic operations, and exclusive alignment circuit is made unnecessary thereby enabling it to reduce the amount of hardware.

  Recently Added Patents
Novelty headband
Pre-primed roofing membrane
Method and apparatus for token-based context caching
Liquid crystal display backlight control
Radio frequency splitter
Semiconductor memory apparatus
  Randomly Featured Patents
System and method for error checking of failed I/O open calls
Deep-frying apparatus
Self-heterodyne optical fiber communications system
Piezoelectric frames and piezoelectric devices comprising same
Surface-mounting-type coil component
TNF receptors, TNF binding proteins and DNAs coding for them
Switch for rolling ball amusement device
Printing apparatus for use with price labeller or the like
Method of producing a smart card module, a smart card module produced by the method, and a combination smart card containing the smart card module
Therapeutic methods for type I diabetes