Resources Contact Us Home
Data processor and read control circuit, write control circuit therefor

Image Number 13 for United States Patent #5499380.

A shift circuit 213 used in arithmetic operations is provided with the shift width generating circuit 217 which generates a shift width data from lower bits of an access address and an access size, and a circuit is provided to generated data comprising the first select output circuit 214, the third select output circuit 216 and the like which generate a data by merging byte by byte selected from either an output of the shift circuit 213 or a value of a register of a register file 210 according to the combination of the lower bits of the access address and the access size. It is possible to align the data in the shift circuit 213 which is provided for the purpose of arithmetic operations, and exclusive alignment circuit is made unnecessary thereby enabling it to reduce the amount of hardware.

  Recently Added Patents
Network attachment for IMS systems for legacy CS UE with home node B access
Method and device for evaluating evolution of tumoural lesions
System and method for determining payroll related insurance premiums
Processing biomass
Method and system for monitoring service quality in a mobile node
Mono-body defibrillation probe
Data driver and liquid crystal display device using the same
  Randomly Featured Patents
Luminaire slat with v-shaped cross section
Vaporizable liquid injection system and method for internal combustion engine
Process for hydrocarbon conversion with on-line solid particulate material removal
Maintaining latency guarantees for shared resources
Devices for operating variable-pitch propellers
Method of manufacturing semiconductor device having tungsten gates electrode
Grease lubricator, particularly for construction machine
Production of heterologous proteins using an Npro autoprotease of a pestivirus and inclusion bodies
Apparatus for taking out flexible work
Apparatus and system part assembly fasteners