Resources Contact Us Home
Data processor and read control circuit, write control circuit therefor

Image Number 13 for United States Patent #5499380.

A shift circuit 213 used in arithmetic operations is provided with the shift width generating circuit 217 which generates a shift width data from lower bits of an access address and an access size, and a circuit is provided to generated data comprising the first select output circuit 214, the third select output circuit 216 and the like which generate a data by merging byte by byte selected from either an output of the shift circuit 213 or a value of a register of a register file 210 according to the combination of the lower bits of the access address and the access size. It is possible to align the data in the shift circuit 213 which is provided for the purpose of arithmetic operations, and exclusive alignment circuit is made unnecessary thereby enabling it to reduce the amount of hardware.

  Recently Added Patents
Resource capacity monitoring and reporting
Tiger paw stationary tab
Mobile tablet information handling system support
Automatic pill dispenser
Process for the preparation of morphinane analogues
Programming method of non-volatile memory device
Side portion of a circular saw blade
  Randomly Featured Patents
Locks for vehicular antitheft lock system
Configuration of an electro-mechanical fifth wheel lock control unit (lock controller)
Television receiver
Method of operating integrated circuit embedded with non-volatile programmable memory having variable coupling related application data
Epoxy resins with N-ester substituted imidazoles
1,6-naphthyridinone derivatives having angiotension II antagonist activity
Combined bell and stand therefor
Process of preparing 3-benzylidene-2-oxo-10-bomanesulfonic acid