Resources Contact Us Home
Data processor and read control circuit, write control circuit therefor

Image Number 13 for United States Patent #5499380.

A shift circuit 213 used in arithmetic operations is provided with the shift width generating circuit 217 which generates a shift width data from lower bits of an access address and an access size, and a circuit is provided to generated data comprising the first select output circuit 214, the third select output circuit 216 and the like which generate a data by merging byte by byte selected from either an output of the shift circuit 213 or a value of a register of a register file 210 according to the combination of the lower bits of the access address and the access size. It is possible to align the data in the shift circuit 213 which is provided for the purpose of arithmetic operations, and exclusive alignment circuit is made unnecessary thereby enabling it to reduce the amount of hardware.

  Recently Added Patents
Heat transfer label for decorating a metal container
Single integrated circuit configured to operate both a capacitive proximity sensor device and a resistive pointing stick
Sitagliptin intermediate compounds, preparation methods and uses thereof
System and method for passing PLC signals from a first electrical line to a second electrical line
Isolation rings for blocking the interface between package components and the respective molding compound
Firewall-tolerant voice-over-internet-protocol (VoIP) emulating SSL or HTTP sessions embedding voice data in cookies
  Randomly Featured Patents
Plastic transparencies having improved resistance to cracking
Chimeric genes suitable for expression in plant cells
Personal warming apparatus
Atmospheric sampling apparatus with flexible line and probe
Apparatus for determining error evaluator polynomial for use in a Reed-Solomon decoder
Soft breastshield
Method of detecting the correlation between signals with weighting
Apparatus for testing a semiconductor device
Car lamp and socket cover for use with a car lamp
Symmetric STT-MRAM bit cell design