Resources Contact Us Home
Data processor and read control circuit, write control circuit therefor

Image Number 13 for United States Patent #5499380.

A shift circuit 213 used in arithmetic operations is provided with the shift width generating circuit 217 which generates a shift width data from lower bits of an access address and an access size, and a circuit is provided to generated data comprising the first select output circuit 214, the third select output circuit 216 and the like which generate a data by merging byte by byte selected from either an output of the shift circuit 213 or a value of a register of a register file 210 according to the combination of the lower bits of the access address and the access size. It is possible to align the data in the shift circuit 213 which is provided for the purpose of arithmetic operations, and exclusive alignment circuit is made unnecessary thereby enabling it to reduce the amount of hardware.

  Recently Added Patents
Communication terminal, communication system, server apparatus, and communication connecting method
Fused thiazole derivatives as kinase inhibitors
User interfaces
Imidazole-5-carboxylic acid derivatives, the preparation method therefor and the uses thereof
Malicious attack detection and analysis
Piano keyboard with key touch point detection
Authenticated secret sharing
  Randomly Featured Patents
Cover for the head of a golf club
Method for interfacing a telephony and an ATM network to establish voice communication
Joist structure
Injection molding filter assembly
Method of fertilizing an avian egg in the shell
Re-terminable LC connector assembly and cam termination tool
Bar-code reading apparatus
Non-volatile memory device
Vending machine panel
System and method for reconstruction of spectral curves using measurements from a color sensor and a spectral measurement system model