Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Electronic display arrangement










Image Number 19 for United States Patent #5497171.

An electronic display arrangement comprises at least one electro-optical display means, as for example a liquid crystal cell, a certain number of elementary patterns associated with the electro-optical display means, such elementary patterns for the most part conforming to and being based on a series of stylized and selected alpha-numeric characters in the form of a composite mosaic-type structure the grid of which is formed by the patterns which exhibit heterogeneous and complementary contours arranged so as to nest into one another in a manner similar to that of a puzzle, the arrangement being characterized in that the mosaic is divided up by optically passive bands which partially cover over certain of the elementary patterns and form a cutup of the mosaic. The electronic display arrangement is applicable to panels for displaying alpha-numeric characters for the visualization of messages in public places such as railway or airport halls.








 
 
  Recently Added Patents
Dynamic data caches, decoders and decoding methods
Flat panel crystal display employing simultaneous charging of main and subsidiary pixel electrodes
Methods and apparatus for preserving privacy in an RFID system
Build process management system
Soybean cultivar CL0911610
Photovoltaic system with integrated photovoltaic panel and battery
Imaging device and imaging method
  Randomly Featured Patents
Implantable medical device system with minimization of energy employed for processing data
Pyrazole derivatives as anti-inflammatory/analgesic agents
Chemiluminescent device
Highly bright electroluminescent wire
Adjustable magnetic trip unit and a circuit breaker incorporating the same
Variable resurf semiconductor device and method
Articles coated with electrophotographic toner receptive release coatings
Dry presensitized plate with photosensitive layer containing organotin
Multi-bit memory cell having electrically floating body transistor, and method of programming and reading same
Load balance device and method for packet switching