Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Thermosensitive recording medium
Adaptive analog echo/next cancellation
Automatic fixup of network configuration on system image move
Method for combining images and magnetic resonance scanner
Receiving security risk feedback from linked contacts due to a user's system actions and behaviors
Scanning projection apparatus with tangential compensation
  Randomly Featured Patents
Field programmable gate array providing contention free configuration and reconfiguration
Process for producing cellulose pulp by solid phase digestion
Intra vascular implant and method of manufacture thereof
Apparatus for selectively controlling magnetic tape recorder's muting operation in response to detection of errors in the reproduced signal by one of two heads
Method and apparatus for forming and collecting surgical slush
Layer jump control apparatus of multilayer disk and method thereof
Forming a perforate membrane by laser drilling and a subsequent electro-polishing step
Method, system, and computer-readable medium for simulating a converged network with a single media gateway and media gateway controller
Camera apparatus and method including blur detection feature
N-Pyrimidinyl-imidoacid esters and drugs containing the said compounds