Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Adaptive network and method
Apparatus for forming deposited film and method for forming deposited film
Data security in an off-premise environment
Original reading apparatus reading image from original
Systems and methods for enrolling consumers in goods and services
Reducing stress in multi-die integrated circuit structures
Interfacial functionalization for self-healing composites
  Randomly Featured Patents
Apparatus for measuring particle morphology and method thereof
Separation of trans- and cis-olefins
Method and apparatus for restricting address resolution protocol table updates
Locking hydraulic brake system
Simplified block linear equalizer with block space time transmit diversity
Therapeutic enclosure for a patient
Process for manufacturing multisequence star or network polycondensates by di- or multi-aldehyde coupling, and polycondensates obtained
Cash transaction machine
Radar unit holder
Structure for mounting a liquid crystal module, and portable data terminal or information processing equipment using the structure