Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Tandem electric machine arrangement
Vehicle, toy, and/or replicas thereof
Thermoplastic resin composition
Tranverse in-core probe monitoring and calibration device for nuclear power plants, and method thereof
Voltage detection apparatus and combination circuit
Preparation process of transition metal boride and uses thereof
Information retrieval system, information retrieval method, and information retrieval program
  Randomly Featured Patents
Mobile telephone handset
Boot for gliding sports
Fishing rod
Shoe upper
Method of manufacturing a semiconductor device
Leakage detector using slotted insulated conductors
Electronic device with power connection module
Body-worn vital sign monitor
Synergistic light stabilizer blends for poly(vinyl chloride) polymers
Free piston for use in an electromagnetic reciprocating compressor