Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution










Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.








 
 
  Recently Added Patents
Digital camera dock having movable guide pins
Notification systems and methods that consider traffic flow predicament data
Process for the preparation of ethylene homopolymers or copolymers in a high-pressure reactor controlled by a model based predictive controller
Voltage detection apparatus and combination circuit
Techniques for distributed storage aggregation
Methods and compositions for wound healing
Detecting mirrors on the web
  Randomly Featured Patents
Motion measurement and alignment method and apparatus
Metal carrier
Apparatus and method for accurately positioning a conduit
Engine and transmission arrangement for four wheel drive vehicle
Digital thermometer
Substituted 6-phenyl-1,2,4-triazolo[4,3-a]pyridines
Article holding loop on shirt
Method of managing sound source and apparatus therefor
Method for working semiconductor wafer
Power-operated vehicle lifting system