Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution










Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.








 
 
  Recently Added Patents
Methods and systems for adapting a user environment
Engineered magnetic layer with improved perpendicular anisotropy using glassing agents for spintronic applications
Footwear
Adaptive input interface
MIM capacitor and associated production method
X-ray imaging
Method for reserving network bandwidth for versioned network services
  Randomly Featured Patents
Configuration memory integrated circuit
Capacitor with oxide/nitride/oxide composite dielectric suitable for embedded nonvolatile memory in analog applications
Patio door jamb extrusion
Game apparatus
Photodiode
Variable repetition rate firing scheme for refractive laser systems
Liquid development system
Robot control apparatus, robot control method, and computer readable recording medium having recorded thereon a robot control program
Apparatus and method for size reduction
Oscillator/demodulator circuit arrangement for an inductive proximity switch