Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Movable assemblies for an image reader unit and a cover unit in an image formation apparatus
Social community generated answer system with collaboration constraints
Developing cartridge
Bootstrap gate driver
Anthranilic diamide compositions for propagle coating
N-phenyl-(homo)piperazinyl-benzenesulfonyl or benzenesulfonamide compounds suitable for treating disorders that respond to the modulation of the serotonin 5-HT.sub.6 receptor
Austenitic stainless steel welding wire and welding structure
  Randomly Featured Patents
Golf swing training apparatus
Method of reducing artefacts in images formed by means of fourier zeugmatography
Personal care composition with cocoa butter and dihydroxypropyl ammonium salts
Method and system for providing confirmed delivery of ethernet packets
Apparatus and method for determining porosity
Memory device and memory control circuit
Latency counter, semiconductor memory device including the same, and data processing system
Controlling the slew-rate of an output buffer
System and method for mass call onset detection in a communications network
Arrangement for varying the rate of recording of information