Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution










Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.








 
 
  Recently Added Patents
Navigation system and navigation apparatus
N-phenyl-(homo)piperazinyl-benzenesulfonyl or benzenesulfonamide compounds suitable for treating disorders that respond to the modulation of the serotonin 5-HT.sub.6 receptor
Method for sending status information in mobile telecommunications system and receiver of mobile telecommunications
System and method for controlling a wireless device
Motor with power-generation coil module
Interlock apparatus for vacuum circuit breaker
Sperm factor sequences
  Randomly Featured Patents
Circuit to reduce dropout voltage in a low dropout voltage regulator using a dynamically controlled sat catcher
Water-tight slide fastener
Hummingbird window feeder with ant moat
Test apparatus for digital modulated signal
DC brush motor and permanent magnet used therein
Microchip device for electrophoresis
Sub-soil domestic wastewater treatment apparatus having wedge shaped inclined surfaces
Computer program product for modifying the black channel of an output device profile without altering its colorimetric accuracy
Herbicidal 5-benzyloxymethyl-1,2-isoxazoline derivatives
Wastewater collection and discharge system