Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Method and system for reciprocal mixing cancellation of wideband modulated blockers
Nonvolatile semiconductor memory device
Method for fabricating a nitrided silicon-oxide gate dielectric
Laser protection polymeric materials
System for controlled release of an active principle and method for preparation
Toy track intersection component
SIC semiconductor device and method for manufacturing the same
  Randomly Featured Patents
Drainage catheter hub with welded suture and sidewall stylet
Dual polarization planar array antenna and cell elements therefor
Chrome-halogen energy storage device and system
Caller identification transmit path limiter
Communication network providing wireless and hard-wired dynamic routing
Apparatus and method for forming edgewise wound cores
Combinatorial coded telemetry
Flexible grommet
Chipset for isolated power supply with new programmable synchronization architecture
Copy protection via redundant watermark encoding