Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Case for electronic device
Cancer treatment kits comprising therapeutic antibody conjugates that bind to aminophospholipids
Chromene compound
Selection of system parameters based on non-acoustic sensor information
Systems and methods for dissipating an electric charge while insulating a structure
Implantable neuro-stimulation electrode with fluid reservoir
Method and system for detecting data modification within computing device
  Randomly Featured Patents
Communication equipment rack
Frame routing apparatus
System for remote configuration, operation and control of an interface device
Semiconductor device and manufacturing method therefor
Process for separating HFA 134a
Purification of tantalum by plasma arc melting
Wide angle lens system for camera
Randomly epoxidized small star polymers
Liquid crystal device
Membrane holder for use in an assay device