Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Integrated testing circuitry for high-frequency receiver integrated circuits
Color image forming apparatus with contact control of process units
Platform for generating electricity from flowing fluid using generally prolate turbine
Computerized on-board system for controlling a train
Methods circuits apparatuses and systems for facilitating access to online content
Wireless refrigerant scale platform
X-ray imaging
  Randomly Featured Patents
Wrench socket
Abrasion-resistant cast irons
Retaining device for wood sawing machine
System for pharmacy tracking and customer id verification
Three dimensional layout tool
Printed wiring board and method for manufacturing the same
DC motor control method and apparatus
Determining heart rate
Thermal imaging optical system
Pressure sensor