Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Non-disruptive configuration of a virtualization controller in a data storage system
Memory controller including a hardware compression and decompression engine for managing system memory and graphical operations
Plants and seeds of hybrid corn variety CH817100
Method for dynamic multi-level pricing for wireless communications according to quality of service
Dynamic reconstruction of a calibration state of an absorption spectrometer
Field-programmable analog array with memristors
Rotating-body electrification mechanism, image carrier unit, process cartridge, image forming apparatus, and method for electrifying image carrier unit
  Randomly Featured Patents
Rear portion of a motor vehicle
Hand held security label deactivation device
Organic electroluminescent element and light-emitting device or display device incorporated therewith
X-ray dose reduction in pulsed systems by adaptive X-ray pulse adjustment
Methods and computer executable instructions for rapidly calculating simulated particle transport through geometrically modeled treatment volumes having uniform volume elements for use in radi
Hydrocarbon cracking, dehydrogenation and etherification process
Nucleic acid sequencing and mapping
Method, device and system for semiconductor wafer transfer
Thermosetting composition, uses thereof and a flexible deployable preform comprising the composition
Adjustable vehicle-carrying frame