Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
LED package chip classification system
Imaging lens
Preparation and use of meristematic cells belonging to the Dendrobium phalaenopsis, Ansellia, Polyrrhiza, Vanilla, Cattleya and Vanda genera with high content of phenylpropanoids, hydrosoluble
Radiation-curable ink composition, ink jet recording method, and recorded matter
Group control method for machine type communication and mobile communication system using the method
Stabilised prostaglandin composition
Method for treating rheumatoid arthritis by administering an anti-IL-6 antibody and methotrexate
  Randomly Featured Patents
Method for associating communications devices
Anti-cross threading screw
Integrated circuit wafer and retainer element combination
Printing press and device for the inline monitoring of printing quality in sheet-fed offset printing presses
Field emission array with carbon nanotubes
Formation of thin semiconductor layers by low-energy plasma enhanced chemical vapor deposition and semiconductor heterostructure devices
Remote control assembly comprising a signal light and a spotlight
Animal deterrent device with insulated fasteners
Femoral insert for hip joint prosthesis
Valve assembly, apparatus and method of filing a pressurized gas container