Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Method for eliciting an immune response to human telomerase reverse transcriptase
Methods and systems for enabling community-tested security features for legacy applications
Methods and apparatus for power amplifier calibration
Device and method for generating soft tissue contrast images
Oscillator circuit which compensates for external voltage supply, temperature and process
Method for driving electrophoretic display device, electrophoretic display device, and electronic device
Refuelable battery-powered electric vehicle
  Randomly Featured Patents
Circuit board prepreg with reduced dielectric constant
Method for preparing powder coating compositions having improved particle properties
Detecting damage in metal structures with structural health monitoring systems
Semiconductor device having insulating material dispersed with conductive particles which establish electrical connection by penetrating to both copper conductive layer and land of wiring boar
Pressurised storage for gases
Silver halide photographic materials containing the addition products of lower alkylene oxides and organic polyamines as anti-fog compounds
Threshold voltage adjustment method of non-volatile semiconductor memory device and non-volatile semiconductor memory device
Method for RFI/EMI protection of electronic circuitry
Process for pattern drawing of webs
Channel expander for remotely controlled automotive security and convenience systems