Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Container pack
Restore software with aggregated view of content databases
Performance apparatus, a method of controlling the performance apparatus and a program recording medium
Nanoparticles in a flash memory using chaperonin proteins
Measurement of an analyte on the skin using a hue angle
Scoring users of network based users
Probe for ultrasound diagnostic apparatus
  Randomly Featured Patents
Combined toothpaste holder and vented toothbrush container
Drywall stand
Feeder for electronic copying machine
Structure assembly-type power plug
Monitoring of vapor phase polycyclic aromatic hydrocarbons
Head lamp device for vehicle
Stitch-bonded fabrics for reinforcing coated abrasive backings
Ring cavity type surface emitting semiconductor laser and fabrication method thereof
Connector for joining a wire type body to a machine element