Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Techniques for determining optimized local repair paths
Electrode for a plasma torch
Apparatus for touch screen avionic device
Method and device for processing broadcast packets/multicast control messages
Polycarbonate resin composition and formed product thereof
Multi-protocol data transfers
Apparatus and method for connection control with media negotiation successful on different media formats
  Randomly Featured Patents
Method of forming a power device and structure therefor
Process for the preparation of oxetane-3-carboxylic acids
Surface-treated steel sheet having improved weldability and plating properties, and method for producing the same
Passive and hybrid daylight-coupled N-stack and collapsible backlights for sunlight viewable displays
Water spray-resistant, ventilated housing structure
Method of processing black and white photographic elements using processors having low volume thin tank designs
Semiconductor device with power element and circuit element formed within the same semiconductor substrate
Time-lag duplexing techniques
Inkjet recording apparatus