Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
End-of-session authentication
Laser protection polymeric materials
Data distribution unit for vehicle entertainment system
Lighting apparatus
Switching module and switching synchronization system
Defect detection system and method
  Randomly Featured Patents
Safety gate limit switch using Hall effect transducer
Control of a system for processing a stream of information based on information content
Interface for integrating reconfigurable processors into a general purpose computing system
Proportionally fair-share time slot reservations with a fast increase, slow decrease rate controller
Aqueous lubricant
Turn signal switch device for automatically restoring operating lever from operating position to neutral position
Recombinant PR-3 and compositions thereof
Ethylene oxide catalyst
High/low jack stand
Methods and circuits for self-calibrating controller