Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Analysis of methylation using nucleic acid arrays
Composite aircraft floor system
Floor relief for dot improvement
Pressure-sensitive adhesive composition having an improved release behavior
System and method for storing redundant information
Apparatus and method for manufacturing microneedles
Integrating map-reduce into a distributed relational database
  Randomly Featured Patents
Multiple size vent-pipe roof flashing
Method and apparatus for operating a clutch in an automated mechanical transmission
Dot corrected laser printer
Trailer hitch cycle rack
Printing machine
Method for forming organic mask and method for forming pattern using said organic mask
Tossing game apparatus
Application resource model composition from constituent components
Combination weighing device and combination weighing and packaging system having a sampling function
Play device for generating and electronically exchanging synthesized self-portrait