Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Method and device for authenticating transmitted user data
Antitumoral compounds
Providing policy-based operating system services in an operating system on a computing system
System, method, and computer readable medium for a force-based wheelchair joystick
Curved structural part made of composite material and a process for manufacturing such a part
Mold for nanoimprinting, its production process, and processes for producing molded resin having fine concavo-convex structure on its surface and wire-grid polarizer
  Randomly Featured Patents
Piston compressor with second intake
Method and apparatus for controlling data write operation according to flying height of transducer head
Method and apparatus for controlling loop filtering or post filtering in block based motion compensationed video coding
Method of regulating glucose metabolism, and reagents related thereto
File system atomic lock
Reduced area, first order R-C filters using current conveyors
Eukaryotic layered vector initiation systems
Two dimensional barcodes and mobile terminals
Method and apparatus for recognizing graphic forms on the basis of elevation angle data associated with sequence of points constituting the graphic form
Rotors having a combined function of providing a variable reluctance magnetic path and an axial thrust bearing surface