Resources Contact Us Home
Concurrent simulation of host system at instruction level and input/output system at logic level with two-way communication deadlock resolution

Image Number 2 for United States Patent #5493672.

A method and apparatus is provided for integrating a logic level simulation with an instruction level simulation for more accurate and faster system level simulation for testing. A host system or processors (CPU) is simulated by the instruction level simulator and the simulation of an input/output subsystem is modeled by the logic level simulator. The two simulations work side by side communicating through an interprocess communication (IPC) device and both simulations can perform a read/write access. Hence, a DMA and a slave access can occur at the same time causing a deadlock situation where both simulators are waiting for data and acknowledgment from each other at the same time. An input/output subsystem SBus module resolves this deadlock by deferring the non-DMA transaction. Finally, the synchronization of the two simulations is handled by the invention allowing the two simulators to run as asynchronous peers.

  Recently Added Patents
Comparison of visual information
Compounds, compositions and methods for reducing lipid levels
Method for producing cathode active material for a lithium secondary battery
Storage device performance alignment notification
Direct chemical vapor deposition of graphene on dielectric surfaces
  Randomly Featured Patents
Method and apparatus for efficient DC calibration in a direct-conversion system with variable DC gain
Building element having an incorporated source of light
Semiconductor device-testing apparatus
Vacuum sealed canister
Plating barrel, barrel plating apparatus and drain equipment
Semiconductor device and method of fabricating the same
Electrode for lithium secondary battery and method for producing the same
Door closure assembly
Communication device
Gaming system and method for providing a bonus based on number of gaming machines being actively played