Resources Contact Us Home
Packet switch

Image Number 14 for United States Patent #5440546.

The present invention pertains to a packet switch. The packet switch is comprised of a global shared-memory queue having M storage addresses in which respective packets are stored, where M.gtoreq.3 and is an integer. The packet switch is also comprised of a presentation network having N input ports for receiving packets and providing the respective packets to desired addresses in the queue, where N.ltoreq.3 and is an integer. The queue is in communication with the presentation network for receiving the packets. The packet switch is also comprised of a distribution network having J input ports, where J.ltoreq.1, for receiving packets from the queue and providing them to the desired output ports. The distribution network is in communication with the queue. There is also means for ordering packets received by the presentation network such that packets received sequentially by the presentation network are caused to be provided by the presentation network to consecutive addresses in the queue. In a preferred embodiment, M=N=J, the ordering means includes a fetch-and-add circuit in communication with the queue such that it identifies addresses free for storage of packets being received by the presentation switch, and causes the packets being received by the presentation network to be placed into consecutive addresses free for storage; and the presentation network and the distribution network are each a .OMEGA. switch. In an even more preferred embodiment, the packet switch has multicast capability.

  Recently Added Patents
Optoelectronic semiconductor chip comprising a reflective layer
Method of operating an electromechanical converter, a controller and a computer program product
Configurable memory controller/memory module communication system
OFDM control signaling in the presence of timing asynchronization in a peer-to-peer network
Apparatus and method for recording reboot reason of equipment
Scaleable status tracking of multiple assist hardware threads
Methods and apparatus for map detection with reduced complexity
  Randomly Featured Patents
Frame unit of compressor and manufacturing method thereof
Process for the hydrolysis and condensation of alkyl/aryl-trichlorosilanes
Linking sailboards
Upward viewing observation window for hot air balloon
Optical fiber connector apparatus and method
Method of separately feeding a print medium sheet and apparatus therefor
Page of a printed product having a plurality of information fields arranged in different print columns, and longitudinal perforation device for producing the page
Two piece male pin terminal
Lock picking apparatus
Semiconductor device including a JFET having a short-circuit preventing layer