Resources Contact Us Home
Apparatus for interrupting supply of power from power system to portion of consumer load in response to control signal from power system

Image Number 4 for United States Patent #5436511.

A consumer load receiving power from a power system is divided into a first load to which power may be interrupted if necessary to reduce demand on the power system, and a second load to which power supply may not be interrupted to reduce demand on the power system. When it is necessary to reduce demand on the power system, the power system sends a load control signal to a controller at the consumer indicating that supply of power to the first load is to be interrupted. In response to the load control signal, the controller interrupts supply of power from the power system to the first load, thereby reducing demand on the power system.

  Recently Added Patents
Entropy encoding and decoding using direct level and run-length/level context-adaptive arithmetic coding/decoding modes
System and method for displaying relationships between electronically stored information to provide classification suggestions via inclusion
Hypallergenic mosaic antigens and methods of making same
Piezoelectric quasi-resonance linear motors based on acoustic standing waves with combined resonator
Synergistic preparations based on mixtures of glycerol ether with aromatic alcohol for controlling mycobacteria
Semiconductor apparatus
DKK1 oncogene as therapeutic target for cancer and a diagnosing marker
  Randomly Featured Patents
Immersed magnet ring secured to radially outermost ends of hydraulic turbine blades and gap between rotor and stator filled with water
Fuel cell instrumentation system
GPS receiver with emergency communication channel
Protective eyewear with metal lenses
Compact inductor
Automatic termination for computer networks
Volume control circuits for use in electronic devices and related methods and electronic devices
Azabicyclic ether derivatives and their use as therapeutic agents
Electric plug
Read device and read method for semiconductor memory