Image Number 9 for United States Patent #5412788.
A memory management and arbitration technique that reduces system bus contention by eliminating memory bank conflicts employs a restrictive, distributive memory-arbitration scheme, and an improved address decoder for decoding addresses of software reconfigurable memory. In the memory-arbitration scheme, each commander node desiring access to a particular memory bank first determines whether that memory bank is "available" before initiating access to that memory bank, with the determination being made before requesting control of the system bus. A memory bank is "available" if it was not accessed during a predetermined number (e.g., two) of the immediately previously-occurring arbitrations for the system bus. The address decoder includes a mapping register that stores information concerning the addresses assigned to, and the structure of, the memory module. The address decoder also has an address/range decoder section, an interleaved decoder section, and a bank decoder section. The address/range and interleave decoder sections determine the memory module containing the address being decoded. This can be combined with the output of the bank decoder section to identify the particular memory bank on the system bus that contains the address.