Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Rechargeable battery
Aisle barrier
Image stabilization apparatus and image pickup apparatus
Reverse mapping method and apparatus for form filling
Panel for decoration
Peptides useful in the treatment and/or care of skin, mucous membranes, scalp and/or hair and their use in cosmetic or pharmaceutical compositions
Semiconductor assembly and semiconductor package including a solder channel
  Randomly Featured Patents
Drawer frame with a fastening device for a front panel
LC connector removal tool
Wall base with curved back face
Systems and methods for producing, shipping, distributing, and storing hydrogen
Bacillus decomposing turf pseudo thatch and thatch, and a microbial material containing the Bacillus
Seating arrangement
Active filter circuit with operational amplifier
Determining surface properties with angle offset correction
Semiconductor devices having tensile and/or compressive strain and methods of manufacturing and design structure
Data transfer circuit