Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Methods for PFET fabrication using APM solutions
Illumination optics and projection exposure apparatus
Semiconductor device and method for manufacturing the same
Clear liquid composition comprising alkanoyl glycinate, amphoteric, alkyl sulfate and specific acrylate polymers
Arbitrary shaping of temporal noise envelope without side-information utilizing unchanged quantization
Natural language processing method by analyzing primitive sentences, logical clauses, clause types and verbal blocks
  Randomly Featured Patents
Sink pump
Expandable stents
Manufacturing method for optical recording medium, optical recording medium, optical information device, and information reproducing method
Spacing means for reflex pin block
Stainproof woven fabric for paper making and method for making the same
Image data processing apparatus and image data processing method for a video conference system
Golf ball washer
Energy filter device
Ophthalmologic apparatus