Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Process for preparing red cocoa ingredients, red chocolate, and food products
Assay for the diagnosis of flaviviral infection using antibodies with high affinity for NS1 protein of flavivirusi in hexameric form
Direct file transfer between subscribers of a communications systems
Transmission terminal, transmission system, transmission method, and recording medium storing transmission control program
Pizza stone
Fabrication of thin pellicle beam splitters
Demand based power allocation
  Randomly Featured Patents
Single-phase transient voltage suppression circuit
Vectors encoding HCN channels and MiRP1
Graphics processor and system for determining colors of the vertices of a figure
Recovering image system
Motor/flywheel assembly with shrouded radial cooling fan
Microelectronic packages fabricated at the wafer level and methods therefor
Interconnector for high temperature fuel cells
Method of forming a tabbed assembly
Air conditioner
Diaryl-pyrazine derivatives affecting GABA binding