Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Memory interface circuit, memory interface method, and electronic device
Multiple angle bend for high-voltage lines
Classifying documents using multiple classifiers
Discharge lamp lighting circuit
Implantable neuro-stimulation electrode with fluid reservoir
Clock phase recovery apparatus
Electronic package with fluid flow barriers
  Randomly Featured Patents
Shelving post connector
Image processing apparatus, computer readable storage medium storing power supply control program
Imidazopyridine derivatives for the treatment of hypertension
Open-air vehicle seats with embedded heating elements
Chinese word segmentation apparatus
Tapered helical auger turbine to convert hydrokinetic energy into electrical energy
Painted composite thermoplastic articles
X-ray photography apparatus
Dumping apparatus and method
Hinge for connecting a leaf to a frame so as to be hinged about a hinge axis