Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Method and apparatus for connecting signal lines of multiple layers to certain contacts while preventing connections with other contacts
Communication terminal device, and recording medium
Lipoprotein analysis by differential charged-particle mobility
System and method for distributed security
Macrocyclic cysteine protease inhibitors and compositions thereof
Label printer
  Randomly Featured Patents
Adjustable filter holder assembly
Loading device for loading optical elements
Cattle head gate
Method for microencapuslation of cells or tissue
Electrical condenser
Flat tire trolley
Method and apparatus for loading thin film media
Combustion furnace for burning sample to be analyzed
Tablet computer case
Apparatus for and method of heating fluid and distilling fluid