Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Multi-contoured yoga support
Method and apparatus for optimizing transmission diversity
Image processing apparatus and image processing method
Print control server, print controlling method, and print control program
Delivery of captions, content advisory and other data through digital interface
Opioid-ketamine and norketamine codrug combinations for pain management
  Randomly Featured Patents
Inorganic electroluminescence device
Cable retention device
Color coded tools
Preferential dispatching of computer program instructions
Laser driver circuit for burst mode transmission and fabrication method thereof
Scope based indexing prioritization
Copper interconnect barrier layer structure and formation method
Perfumed fireproofing composition
Aloe vera leaf processor
Athletic shoe for runner and joggers