Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Method and system for providing geohazard information to customers
X-ray imaging
Duty cycle adjustment of remote illumination source to maintain illumination output
Escalating data backup protection in response to a failure in a cluster of nodes
Personalized location information for mobile devices
Techniques for determining optimized local repair paths
Enhanced claims damage estimation using aggregate display
  Randomly Featured Patents
Flat panel computer having an integrally housed flat panel display
Formula (IA'') compounds comprising (piperidin-4-yl)pyridine or (1,2,3,6-tetrahydropyridin-4-4yl) as TRPV1 antagonists
Techniques for managing applications in a portable communication device
Subsea oil and gas production manifold system
After hour depository
Method for producing thin graphite flakes with large aspect ratios
Spring disconnect mechanism for self centering multiple axis analog control stick
Data compression using a feedforward quantization estimator
Address decoder with memory allocation for a micro-controller system
Multiple-displacement engine