Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Assisting apparatus, method, and program for checking crosstalk noise between hierarchized modules in a semiconductor circuit
Cosmetic/dermatological compositions comprising naphthoic acid compounds and polyurethane polymers
Digital photographing apparatus and control method for evaluating validity of an auto-focus operation
Pull through coronary sinus pacing lead
Bundled flexible cable with water resistant structure
Fast carrier allocation in multi-carrier systems
System and method of supplying an electrical system with direct current
  Randomly Featured Patents
Composite photocatalyst for refractory waste degradation
Method for operating an ignition device, and an ignition device
Process for producing hexabromocyclododecane
1-phenyl-4-benzylpiperazines dopamine receptor subtype specific ligands
Composite electrical connector assembly
Solenoid valve for an anti-lock brake system and valve fabricating method
3-Nitropyrazole derivatives
System for the heterologous expression of a viral protein in a ciliate host cell
Method of improving the restoration of images supplied by a lateral sonar and a device for implementing same
Method for calculating toner age and a method for calculating carrier age for use in print engine diagnostics