Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Nickel-cobalt-manganese multi-element lithium ion battery cathode material with dopants and its methods of preparation
Microwavable bag
(Meth)acrylic resin composition, imidized (meth)acrylic resin composition, and film obtained by molding them
System and apparatus for control of published content
Switching power supply apparatus with overcurrent limiting and prolonged holding time
TC-83-derived alphavirus vectors, particles and methods
Active gate drive circuit
  Randomly Featured Patents
Method and system for fast incremental backup using comparison of descriptors
Tape dispenser
Single-dose spray system for application of liquids onto the human body
Ball check valve
Hair conditioning preparation
Solar powered biological fuel cell
Revealing clipped portion of image object
Tool caddy stool
Non-volatile static random access memory (NVSRAM) device