Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Automatic component insertion and constraint based on previous-use data
Apparatus and method for OLT and ONU for wavelength agnostic wavelength-division multiplexed passive optical networks
System for individualized customer interaction
Image processing method and image processing apparatus
Passivation layer for semiconductor devices
Diagnostic apparatus
Production machine for non-circular work pieces
  Randomly Featured Patents
Spray container
Wound dressing comprising silver sulfadiazine incorporated in animal tissue and method of preparation
Control panel module for a high humidity cabinet
Air cooler and cleaner for compressed air
Electrically driven brake device and control apparatus thereof
Floor mat
Pen-based transponder identity verification system
24,24-difluoro-26,27-dimethylvitamin D.sub.3 derivatives
Computer front bezel
Process for manufacturing substituted triazolinones