Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Pharmaceutical combination of pazopanib and topotecan to treat neuroblastoma, osteosarcoma, and rhabdomyosarcoma in a human
Neurophysiological central auditory processing evaluation system and method
System and method for confirming delivery of an electronic message
Pet urn enclosure
Predicting performance of an integrated circuit
Microbial fuel cell and method of use
Mirror drift compensation in an optical circuit switch
  Randomly Featured Patents
River modeling
Process of making a panel unit
Methods and apparatus for indicating a location
Material exhibiting compensation for polymerization-induced shrinkage and recording medium formed therefrom
Parallel games on a gaming device
Impact mechanism
Potato-based foodstuff and process for making same
Process and apparatus for desilvering a silver-containing solution
Process for producing a calcium carboxylate