Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Fuel pump mounting structure
Boxing training device
Modular fluid reservoir
Diffuser evaporator of active substance
Logo toothbrush holder
Process for the realization of islands of at least partially relaxed strained material
Pareto sampling using simplicial refinement by derivative pursuit
  Randomly Featured Patents
Process for molding multi-colored plastic shells
Biocidal isothiourea compounds
Methods for preparing CETP inhibitors
Vehicle control apparatus and vehicle control method
Apparatus for coating a structure with a uniform foam layer
Snap panel display unit
Apparatus and method for controlling flash memory
Analysis of energy-related factors for selecting computational job locations
Process for controlling the viscosity during the preparation of grafted polyethylene and ethylene/alpha olefin waxes