Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Train car for proppant containers
Semiconductor device having a first conductive member connecting a chip to a wiring board pad and a second conductive member connecting the wiring board pad to a land on an insulator covering
Cascode circuit device with improved reverse recovery characteristic
Method and apparatus for using service capability information for user plane location
Optimizing federated and ETL'd databases with considerations of specialized data structures within an environment having multidimensional constraint
Method for production of a thermoelectric apparatus
System and method for internet based procurement of goods and services
  Randomly Featured Patents
System for mounting objects to polymeric membranes
Night light wake up indicator
Identification of methionine N.alpha.-acetyltransferase
Sensor wire assembly
Method of removing particles from substrate surfaces
Novel intumescent composition
Process for treating pulp with laccase and a mediator to increase paper wet strength
Low current electric motor protector
Device and method for photoactivation
Method for pre-heating a gas-discharge lamp