Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Inducement of organogenetic tolerance for pancreatic xenotransplant
Control apparatus and control method
Video-recording reservation management apparatus, method, program, and system
High power insulated gate bipolar transistors
Method and system for enabling rendering of electronic media content via a secure ad hoc network configuration utilizing a handheld wireless communication device
System and method for burst separation and extended interleaving length
Method and system for remapping processing elements in a pipeline of a graphics processing unit
  Randomly Featured Patents
Temperature controlling device for aerosol drug delivery
Removable stabilizing fin for a watercraft
Process for the preparation of diphenylamine or nucleus-substituted derivative thereof
Half-wave folded cross-coupled filter
Velocity sensitivity correction method of reduced pressure judging value in tire pressure drop alarming device
Thin film transistor with electrode on one side of a trench
Procedure for checking the functionality of a metering valve of a NOx-reduction system of a combustion engine
Multi-port SRAM cell array having plural write paths including for writing through addressable port and through serial boundary scan
Cassette locating and holding devices in a cassette tape recording and/or reproducing apparatus
Pulse width measurement technique