Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
System and method for terminating communication sessions with roaming mobile devices
User interfaces
Video conference
Computer system and volume migration control method using the same
Ionic compound, anti-static pressure-sensitive adhesive and polarizer comprising the same
Methods and systems for dynamic spectrum arbitrage
UV exposure method for reducing residue in de-taping process
  Randomly Featured Patents
System and method for algorithmic trading strategies
Communication device, communication method, information processing device, information processing method, program, and communication system
Combination ice and chilled beverage dispenser
Method for shallow dopant distribution
Fuel control system for a gas-operated engine
Ultra thin, leadless and molded surface mount integrated circuit package
One transistor SOI non-volatile random access memory cell
Cleaning device and cleaning method for applicator nozzle
Reclosable container with automatic closure system
Power management system