Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Hand-held optical probe based imaging system with 3D tracking facilities
System and method for displaying a constant time selection context menu interface
Regenerative power storage system mounted on DC electric railway car
Machine shop including computer system that interfaces with different legacy servers
Method and apparatus for a battery docking connector having reserve power for hot battery swap
Method for producing vinyl acetate monomer
Method and system for detecting center pivot collision
  Randomly Featured Patents
Photographic lens of extended focusing range with improved stability of picture quality
Method for anticorrosive protection in situ of welding joints and/or of damaged coating areas of metal pipes
Pattern matching in a network flow across multiple packets
Fabric cover for an infant mat with restraining strap
Bulb outage warning system
Photographic silver halide element with a layer of sulfonated polymer
Support for a fluid collection pouch
Adjustable tie rod assembly
Adaptive scheduling priorities based on battery power level in wireless access protocols
Preparation of aromatic hydroxycarboxylic acids