Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Image display device and method of changing first EDID with second EDID wherein the second EDID information is compatible with image display device
Secure mobile ad hoc network
Electrophoresis display having touch screen and method for driving the touch screen
Lead with lead stiffener for implantable electrical stimulation systems and methods of making and using
Computerized information and display methods
Data communication system, data transmitting apparatus, data transmitting method, and method for determining packet size and redundancy
Integrated circuit packaging system with coupling features and method of manufacture thereof
  Randomly Featured Patents
System and method for error reconstruction of streaming audio information
Electrocoating process using polyhydroxyamine and second polymers
Presence information method and system
Intravascular stent and method
Shielding connector
Ice detection method and apparatus for an aircraft
Reusable shopping bag handle grip
Asymmetrical golf bag
Optical circuit device and optical transceiver
System and method for decoding time-division-multiplexed color T.V. signals