Resources Contact Us Home
Burn-in technologies for unpackaged integrated circuits

Image Number 5 for United States Patent #5397997.

A device and method for burn-in of bare chips prior to assembly into a multichip module. Each die to be tested is positioned with its I/O pads positioned to face an interconnection burn-in test substrate which may be a silicon circuit board. Each die is temporarily electrically connected to the substrate by a deformable solder bump.

  Recently Added Patents
Magnetic memory and method of manufacturing the same
Systems and methods for programming an RFID reader
Optical imaging device and imaging method for microscopy
Wide bandwidth hybrid antenna for combination EAS and RFID label or tag
SIC semiconductor device and method for manufacturing the same
Discharge circuit and method
Measurement protocol for a medical technology apparatus
  Randomly Featured Patents
Method of removing noxious substances from gases
Ball check valve and pumping apparatus using the check valve
Hyaluronate synthase gene and uses thereof
Forging machine for producing rivets or the like having running adjustments
Freeze-crusting process and apparatus
Production of water-in-oil emulsions
Wooden truss foundation for bowling lanes
Apparatus for transmitting cells, with audio interwork function
MIMO communication system and method capable of adaptive user scheduling
Apparatus for accurately positioning an object at each of two locations