Resources Contact Us Home
Clock recovery apparatus as for a compressed video signal

Image Number 4 for United States Patent #5381181.

Apparatus for developing synchronization of an intermediate layer of signal such as the transport or multiplex layer of a multi-layered compressed video signal, includes at the encoding end of the system a modulo K counter which is clocked responsive to a system clock, and the count valued is embedded in the signal at the transport layer according to a predetermined schedule. At the receiving end of the system a similar counter is responsive to a controlled receiver clock signal and the count value of this counter is sampled at the arrival of the count values embedded in the transport layer. The differences of successive sampled count values of the receiver counter are compared with the differences of corresponding successive values of the embedded count values in the transport layer to provide a signal to control the receiver clock signal.

  Recently Added Patents
Printing apparatus
Woven mesh substrate with semiconductor elements, and method and device for manufacturing the same
Intraoral camera for dental chairs
Flame-protected impact-modified polycarbonate compositions
Supporting multiple channels of a single interface
Bessel beam plane illumination microscope
  Randomly Featured Patents
PAK4, a novel gene encoding a serine/threonine kinase
Flex circuit interface for co-planar PCBs
Shunting track in a transport device
Bicycle helmet
Transmission electron microscope
Tape slitter
Trimerization catalysts from sterically hindered salts
Method and system for polarity change count
Quasi-complementary BiCMOS circuit with enhanced pull down transistor clamp
Virtual pad