Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Clock recovery apparatus as for a compressed video signal










Image Number 4 for United States Patent #5381181.

Apparatus for developing synchronization of an intermediate layer of signal such as the transport or multiplex layer of a multi-layered compressed video signal, includes at the encoding end of the system a modulo K counter which is clocked responsive to a system clock, and the count valued is embedded in the signal at the transport layer according to a predetermined schedule. At the receiving end of the system a similar counter is responsive to a controlled receiver clock signal and the count value of this counter is sampled at the arrival of the count values embedded in the transport layer. The differences of successive sampled count values of the receiver counter are compared with the differences of corresponding successive values of the embedded count values in the transport layer to provide a signal to control the receiver clock signal.








 
 
  Recently Added Patents
Optical angular position detection apparatus and method
Nanocatalysts structure, process for the preparation and use thereof
Method and apparatus for determining the altitude of a mobile device
Simulation parameter correction technique
Manufacturing process for cellular screening substratum, resultant substratum, and method and apparatus for screening
Methods and systems for delivering customized advertisements
Lateral double diffused metal oxide semiconductor device and method of manufacturing the same
  Randomly Featured Patents
Systems and methods for facilitating communication between transceivers using different protocols
Method and cutting blade for accessing optical fibers within a buffer tube
Scanner
Achromatic objective lens
Phenate product and process
Air weapon with gas-tight expansion chamber
High temperature filter fabrics
Cross grid array package structure and method of manufacture
Aluminum-doped zirconium dielectric film transistor structure and deposition method for same
Continuous large area imaging and display arrays using readout arrays fabricated in silicon-on-glass substrates