Resources Contact Us Home
Clock recovery apparatus as for a compressed video signal

Image Number 4 for United States Patent #5381181.

Apparatus for developing synchronization of an intermediate layer of signal such as the transport or multiplex layer of a multi-layered compressed video signal, includes at the encoding end of the system a modulo K counter which is clocked responsive to a system clock, and the count valued is embedded in the signal at the transport layer according to a predetermined schedule. At the receiving end of the system a similar counter is responsive to a controlled receiver clock signal and the count value of this counter is sampled at the arrival of the count values embedded in the transport layer. The differences of successive sampled count values of the receiver counter are compared with the differences of corresponding successive values of the embedded count values in the transport layer to provide a signal to control the receiver clock signal.

  Recently Added Patents
Methods, systems, and computer program product for virtually modifying surface region curvature to detect protrusions
Bioelectric battery for implantable device applications
Control strategies for a multi-mode drive system
Reception method and reception apparatus
Pet urn enclosure
Detecting the type of NAT firewall using messages
Method and system for prioritizing points of interest for display in a map using category score
  Randomly Featured Patents
High speed over-sampler application in a serial to parallel converter
Apparatus for separating transfer paper from photosensitive member of copying machine
System for text assisted telephony
Safety catheter system and method
Cold pad-batch process for dyeing silk or silk-containing fiber blends with reactive dyes
Allocating processing units to generate simulated diffraction signals used in optical metrology
Editing-based selectable plastid marker genes
Self-diverting pre-flush acid for sandstone
Lubricious coatings
Canopy apparatus for a vehicle-mounted weapon system