Resources Contact Us Home
Clock recovery apparatus as for a compressed video signal

Image Number 4 for United States Patent #5381181.

Apparatus for developing synchronization of an intermediate layer of signal such as the transport or multiplex layer of a multi-layered compressed video signal, includes at the encoding end of the system a modulo K counter which is clocked responsive to a system clock, and the count valued is embedded in the signal at the transport layer according to a predetermined schedule. At the receiving end of the system a similar counter is responsive to a controlled receiver clock signal and the count value of this counter is sampled at the arrival of the count values embedded in the transport layer. The differences of successive sampled count values of the receiver counter are compared with the differences of corresponding successive values of the embedded count values in the transport layer to provide a signal to control the receiver clock signal.

  Recently Added Patents
Protein purification
Methods and systems for managing print device supplies using cloud administration system configured for chemical signature tracking
Personalized dashboard architecture for displaying data display applications
Computerized on-board system for controlling a train
Aspect ratio enhancement
Device and method for generating soft tissue contrast images
Image reading apparatus and image forming apparatus
  Randomly Featured Patents
Free radical photosensitive materials
Method for providing progressive download service for playback apparatus supporting BD-J specification
Simultaneous multi-headed imager geometry calibration method
Sizing composition comprising a hydrophobic cellulose-reactive sizing agent and a cationic polymer
Anchor for securing the lower end of a spring
Acceleration sensor
Real-time balance on a mobile phone
Chip component and method for producing a chip component
Noise suppression device and noise suppression method
Coated abrasive article and a method of making same