Resources Contact Us Home
Clock recovery apparatus as for a compressed video signal

Image Number 4 for United States Patent #5381181.

Apparatus for developing synchronization of an intermediate layer of signal such as the transport or multiplex layer of a multi-layered compressed video signal, includes at the encoding end of the system a modulo K counter which is clocked responsive to a system clock, and the count valued is embedded in the signal at the transport layer according to a predetermined schedule. At the receiving end of the system a similar counter is responsive to a controlled receiver clock signal and the count value of this counter is sampled at the arrival of the count values embedded in the transport layer. The differences of successive sampled count values of the receiver counter are compared with the differences of corresponding successive values of the embedded count values in the transport layer to provide a signal to control the receiver clock signal.

  Recently Added Patents
Methods and apparatus for power amplifier calibration
Power collecting device, power measuring device, and power collecting method
Blue box
Fringe field switching mode liquid crystal display panel
Performance metrics processing for anticipating unavailability
Optical multiplexer/demultiplexer
Electronic package with fluid flow barriers
  Randomly Featured Patents
Machine for cutting a window covering
Channel forming fuel permittivity sensor with automatic temperature compensation
Light apparatus with attachment means
System and method for jump-evaluated trace designation
Video field-production camera control system
Screw spindle
Wafer holding apparatus for ion implantation
Low density, modified polyimide foams and methods of making same
Concentrate for activating and defining bath and bath obtained from this concentrate
Method for managing volume groups considering storage tiers