Resources Contact Us Home
Clock recovery apparatus as for a compressed video signal

Image Number 4 for United States Patent #5381181.

Apparatus for developing synchronization of an intermediate layer of signal such as the transport or multiplex layer of a multi-layered compressed video signal, includes at the encoding end of the system a modulo K counter which is clocked responsive to a system clock, and the count valued is embedded in the signal at the transport layer according to a predetermined schedule. At the receiving end of the system a similar counter is responsive to a controlled receiver clock signal and the count value of this counter is sampled at the arrival of the count values embedded in the transport layer. The differences of successive sampled count values of the receiver counter are compared with the differences of corresponding successive values of the embedded count values in the transport layer to provide a signal to control the receiver clock signal.

  Recently Added Patents
Non-volatile memory cell containing a nano-rail electrode
Note tab
Amnion-derived cells, methods of making and uses thereof
Web-based system and method for video analysis
Account and customer creation in an on-line banking model
Protein kinase C inhibitors and uses thereof
Elastic wave device having a capacitive electrode on the piezoelectric substrate
  Randomly Featured Patents
Molded plastic stairway and rail structure and method of assembly
Method, apparatus and program for restoring phase information
Roller ski
Door latch assembly
Methods and compositions to protect crops against plant parasitic nematodes
Carrier with code
Tooling for forming packaging from unitary blanks
Diving case
Air-cushion apparatus
Control handle