Resources Contact Us Home
Browse by: INVENTOR PATENT HOLDER PATENT NUMBER DATE
 
 
Device for detecting failure in piezoelectric apparatus










Image Number 10 for United States Patent #5376854.

A drive circuit for driving a piezoelectric element includes a transformer having a primary winding connected to a power source and a secondary winding connected to the piezoelectric element, a primary semiconductor element circuit connected to the primary winding for switching the current through the primary winding, and a secondary semiconductor element circuit connected to the secondary winding for switching the current through the secondary winding. A failure detection unit responsive to the potential at a predetermined point of the drive circuit is provided for detecting a failure in the piezoelectric apparatus and outputting a failure detection signal.








 
 
  Recently Added Patents
Image-processing method and program, and image-processing apparatus
Neurophysiological central auditory processing evaluation system and method
Far field telemetry operations between an external device and an implantable medical device during recharge of the implantable medical device via a proximity coupling
Apparatus for transmitting and receiving data in a wireless communication system and method thereof
Method for automatically estimating inertia in a mechanical system
Image processing apparatus and method having defective pixel detection and correction ability
Multi-domain dynamic group virtual private networks
  Randomly Featured Patents
Control panel assembly for washing machine
Liquid dispenser for use with containers
Fiber optic arrangements
Organic electrolytic solution and lithium battery employing the same
Tripyridyl macrocyclic compounds
Laser trimming of forgings
Computer-controlled circuit breaker energy management arrangement having reliable memory and clock
Small molecules for imaging protein-protein interactions
Diagnostics and therapeutics for diseases associated with Neuromedin U2 receptor (NMU2)
Method and structure for an improved floating gate memory cell